diff options
author | Michal Krol <michal@vmware.com> | 2010-01-18 14:01:40 +0100 |
---|---|---|
committer | Michal Krol <michal@vmware.com> | 2010-01-18 19:13:45 +0100 |
commit | 463351ea6c953c3db7f135ba97160a212562daef (patch) | |
tree | 726d0a2de7ad8bbf02f3e81c93788986a54e11bc /src/gallium/auxiliary/tgsi/tgsi_ureg.c | |
parent | 4698a865e076998107c188b39db039bdcbaac3a9 (diff) |
tgsi: Allow TEMPORARY registers as indirect address into source operands.
Diffstat (limited to 'src/gallium/auxiliary/tgsi/tgsi_ureg.c')
-rw-r--r-- | src/gallium/auxiliary/tgsi/tgsi_ureg.c | 3 |
1 files changed, 2 insertions, 1 deletions
diff --git a/src/gallium/auxiliary/tgsi/tgsi_ureg.c b/src/gallium/auxiliary/tgsi/tgsi_ureg.c index a67d9c37f8..ab557a23f9 100644 --- a/src/gallium/auxiliary/tgsi/tgsi_ureg.c +++ b/src/gallium/auxiliary/tgsi/tgsi_ureg.c @@ -247,6 +247,7 @@ ureg_src_register( unsigned file, src.SwizzleZ = TGSI_SWIZZLE_Z; src.SwizzleW = TGSI_SWIZZLE_W; src.Indirect = 0; + src.IndirectFile = TGSI_FILE_NULL; src.IndirectIndex = 0; src.IndirectSwizzle = 0; src.Absolute = 0; @@ -720,7 +721,7 @@ ureg_emit_src( struct ureg_program *ureg, if (src.Indirect) { out[0].src.Indirect = 1; out[n].value = 0; - out[n].src.File = TGSI_FILE_ADDRESS; + out[n].src.File = src.IndirectFile; out[n].src.SwizzleX = src.IndirectSwizzle; out[n].src.SwizzleY = src.IndirectSwizzle; out[n].src.SwizzleZ = src.IndirectSwizzle; |