summaryrefslogtreecommitdiff
path: root/src/mesa/drivers/dri/common/utils.h
diff options
context:
space:
mode:
authorEric Anholt <eric@anholt.net>2009-01-29 14:57:49 -0800
committerEric Anholt <eric@anholt.net>2009-01-30 13:46:37 -0800
commit3ee21f30cda27e0ee1357f930163526622ba9434 (patch)
treeb12c19ea07993dd954ed0689a421e9718943a0b0 /src/mesa/drivers/dri/common/utils.h
parentbc968e515dff20fc3cbcd01066886ba66f707a1b (diff)
intel: Expose more FBconfigs in the 3D driver.
We can support any combination of (a8r8g8b8, x8r8g8b8, r5g6b5) x (z0,z24,z24s8) on either class of chipsets. The only restriction is no mixing bpp when also mixing tiling. This shouldn't be occurring currently.
Diffstat (limited to 'src/mesa/drivers/dri/common/utils.h')
-rw-r--r--src/mesa/drivers/dri/common/utils.h3
1 files changed, 2 insertions, 1 deletions
diff --git a/src/mesa/drivers/dri/common/utils.h b/src/mesa/drivers/dri/common/utils.h
index 0c974dbff3..b0908e530a 100644
--- a/src/mesa/drivers/dri/common/utils.h
+++ b/src/mesa/drivers/dri/common/utils.h
@@ -133,7 +133,8 @@ driCreateConfigs(GLenum fb_format, GLenum fb_type,
unsigned num_depth_stencil_bits,
const GLenum * db_modes, unsigned num_db_modes);
-const __DRIconfig **driConcatConfigs(__DRIconfig **a, __DRIconfig **b);
+const __DRIconfig **driConcatConfigs(const __DRIconfig **a,
+ const __DRIconfig **b);
int
driGetConfigAttrib(const __DRIconfig *config,