summaryrefslogtreecommitdiff
path: root/src
diff options
context:
space:
mode:
authorEric Anholt <eric@anholt.net>2010-05-23 13:39:42 -0700
committerEric Anholt <eric@anholt.net>2010-05-23 16:59:43 -0700
commit9b775c1e589b7ce95a1ec3e85e45bb9288ceb289 (patch)
tree9a31b2fbb6094e6fea6b4f8ae79459a749ed2f21 /src
parent08b42bc97d77ff1ea7eefe4ec57997b80fb9b458 (diff)
i965: Add support for all 8 possible ARB_draw_buffers in Mesa.
We should be able to do 16, but are limited by Mesa's static buffer allocations.
Diffstat (limited to 'src')
-rw-r--r--src/mesa/drivers/dri/i965/brw_context.h2
-rw-r--r--src/mesa/drivers/dri/intel/intel_context.c1
2 files changed, 1 insertions, 2 deletions
diff --git a/src/mesa/drivers/dri/i965/brw_context.h b/src/mesa/drivers/dri/i965/brw_context.h
index a97fcb0f4d..500cd32aa9 100644
--- a/src/mesa/drivers/dri/i965/brw_context.h
+++ b/src/mesa/drivers/dri/i965/brw_context.h
@@ -252,7 +252,7 @@ struct brw_vs_ouput_sizes {
#define BRW_MAX_TEX_UNIT 16
/** Max number of render targets in a shader */
-#define BRW_MAX_DRAW_BUFFERS 4
+#define BRW_MAX_DRAW_BUFFERS 8
/**
* Size of our surface binding table for the WM.
diff --git a/src/mesa/drivers/dri/intel/intel_context.c b/src/mesa/drivers/dri/intel/intel_context.c
index 05d4998654..9159f6ec14 100644
--- a/src/mesa/drivers/dri/intel/intel_context.c
+++ b/src/mesa/drivers/dri/intel/intel_context.c
@@ -716,7 +716,6 @@ intelInitContext(struct intel_context *intel,
_mesa_init_point(ctx);
meta_init_metaops(ctx, &intel->meta);
- ctx->Const.MaxColorAttachments = 4; /* XXX FBO: review this */
if (intel->gen >= 4) {
if (MAX_WIDTH > 8192)
ctx->Const.MaxRenderbufferSize = 8192;