summaryrefslogtreecommitdiff
path: root/src/gallium/drivers/nv50/nv50_program.c
AgeCommit message (Collapse)Author
2010-02-09Merge branch 'gallium-nopointsizeminmax'Roland Scheidegger
Conflicts: src/gallium/drivers/nv10/nv10_state.c src/gallium/drivers/nv20/nv20_state.c src/gallium/drivers/nv50/nv50_program.c
2010-02-03gallium: clean up point sprite rasterizer stateRoland Scheidegger
Don't need sprite coord origin per coord. Also, don't need separate sprite enable bit - if all coords have it diabled, then there are no point sprites (technically, there's a distinction in pre-GL3, but it only differs in having more leniency in clamping to max size, something the state tracker would need to handle and the hardware won't bother anyway). Also, use packed field for the per-coord enables. All in all, should save 3 dwords in rasterizer state (from 10 down to 7).
2010-02-02gallium: pipe/p_inlines.h -> util/u_inlines.hJosé Fonseca
2010-01-25nv50: fix uninitialized variable in nv50_revdep_reorderMarcin Slusarz
"unsafe" is never initialized, but used (found by valgrind)
2010-01-24nv50: fix handling of FragCoord inputChristoph Bumiller
2010-01-18nv50: cannot exit shaders on a control flow instructionChristoph Bumiller
Fixes lockup triggered by this ingenious shader: 1: CALL :3 2: END 3: BGNSUB ...
2010-01-18nv50: fix nv50_program->immd memory leakMarcin Slusarz
2010-01-17nv50: implement instanced drawingChristoph Bumiller
Too bad we don't have hw array divisors or a method for setting startInstance.
2010-01-16nv50: handle all and more system valuesChristoph Bumiller
2010-01-16nv50: support for geometry programs in nv50_programChristoph Bumiller
2010-01-16nv50: get access to primitive input spaceChristoph Bumiller
Vertex data in geometry programs is located in p[] space. The base address in p[] for vertex i is located in vertex attribute space, i.e. a[i << 2]. This means p[] is always accessed with an address register, and I had to to mess with their allocation once again. Also fixes negative offsets e.g. CONST[ADDR[0].x - 3].
2010-01-12nv50: fix memory leak on nv50_pc freeMarcin Slusarz
2010-01-08nv50: handle TGSI_OPCODE_UMAD,UMUL,NOT and fix SADChristoph Bumiller
2010-01-08nv50: free src temp_temps on emitChristoph Bumiller
2010-01-08nv50: try to honor sprite coord modeChristoph Bumiller
2010-01-07nv50: preallocate TEMPs written first time in a subroutineChristoph Bumiller
Otherwise we risk overwriting them with temporary GPRs if they're not used immediately after the CALL.
2010-01-07nv50: handle TGSI_OPCODE_SAD,UADDChristoph Bumiller
2010-01-07nv50: handle TGSI_OPCODE_IMAX,IMIN,UMAX,UMINChristoph Bumiller
2010-01-07nv50: handle integer SET operationsChristoph Bumiller
2010-01-07nv50: handle TGSI_OPCODE_SHL,ISHR,USHRChristoph Bumiller
2010-01-07nv50: handle TGSI_OPCODE_F2I,F2U,I2F,U2F plus src modsChristoph Bumiller
2010-01-05nouveau: rewrite nouveau_stateobj to use BEGIN_RING properlyMaarten Maathuis
- The previous solution was hacky and didn't do subchannel autobinding. - The beheaviour should match what libdrm_nouveau does closely. - The solution remains statically sized, but when debugging is on it will check for abuse. Signed-off-by: Maarten Maathuis <madman2003@gmail.com>
2009-12-31nv50: small fix for handling "dangerous" swizzlesChristoph Bumiller
2009-12-31nv50: fix TEXLOD sequence and use it only in FPsChristoph Bumiller
2009-12-31nv50: cannot kill branch if immediate is usedChristoph Bumiller
The immediate's bits eat the condition bits.
2009-12-31nv50: make assimilate_temp safeChristoph Bumiller
Cannot change hw reg assigned to a TGSI TEMP on the fly if we are in a loop, conditional, or can jump around wildly.
2009-12-31nv50: handle TGSI_OPCODE_EXP,LOGChristoph Bumiller
Not that they make much sense on nv50, but we also do LIT ...
2009-12-31nv50: add support for subroutinesChristoph Bumiller
2009-12-31nv50: alloc_reg on reg_instanceChristoph Bumiller
If we create multiple instances of an nv50_reg referencing them same resource, register allocation from alloc_reg has to be done with the original nv50_reg.
2009-12-31nv50: neg and abs modifiers for flopsChristoph Bumiller
Also fixes RSQ of negative sources.
2009-12-31nv50: don't negate immediates in set_immdChristoph Bumiller
This negation would only be triggered in situations where it's incorrect. The caller of set_immd should negate the immediate value in the instruction itself if desired, and will also know if it's a float or an int. ADD TEMP[0], CONST[0], -IMMD[0] would load the immediate into extra TEMP, negated, and set the negate flag in add as well - double negation.
2009-12-28nv50: Dehexify and bring up to date with new method defines.Marcin Kościelnicki
Signed-off-by: Francisco Jerez <currojerez@riseup.net>
2009-12-24nv50: support TGSI_OPCODE_CONTChristoph Bumiller
2009-12-24nv50: make edgeflags workChristoph Bumiller
It doesn't seem to be possible to set the egdeflag in the vertex shader, so we need to fallback to pushing vertices through the FIFO and use method 0x15e4 if they are used. This only works if VP does MOV OUT[X] IN[Y] where X is the edgeflag output, and Y is saved so we can tell the correct input later. The VP still writes the useless values to wasted outputs as punishment.
2009-12-22nv50: correct the negation of DDY sourcesChristoph Bumiller
The state tracker now does the correct thing, so interpret negation normally.
2009-12-20nv50: make address reg allocation a little less hackyChristoph Bumiller
Before I tried to distinguish int +0 and -0, and regs relative to $a1 would have been considered reserved for TGSI. This would probably never occur, let it be fixed even so.
2009-12-20nv50: use BREAKADDR and BREAK for loopsChristoph Bumiller
This is easier, we don't have to record all the BRK branches to fill in the address at ENDLOOP - which wasn't done before and thus made all but the last BRK branch jump to the start. Also, we don't risk reactivting threads that already left the loop if we join threads after a conditional with a BRK (although it might be wiser to remove the join altogether in such cases).
2009-12-20nv50: handle TGSI_OPCODE_RET,KILPChristoph Bumiller
2009-12-14nv50: be more cautious about using reg_instanceChristoph Bumiller
Trying to free part of nv50_pc->reg_instances[] for an nv50_reg representing an indirect constant resulted in a segmentation fault.
2009-12-14nv50: store immediates as uint32Christoph Bumiller
Sometimes we want non-float immediates, hacking them into floats isn't nice. Sorry, this should have already been committed before.
2009-12-13nouveau: nv50: Add missing ctor_immd_4u32 functionPatrice Mandin
2009-12-13nv50: add craziness for non-constant TXB and TXLChristoph Bumiller
If lod or bias can be non-constant across a quad of fragments, we need to execute TEX separately for each value. Don't ask why.
2009-12-12nv50: support TXB and TXLChristoph Bumiller
... and don't set the 'live' flag for TEX anymore, we'd have to know if results affect the inputs for another TEX, and I'm not going to do that kind of analysis now.
2009-12-12nv50: add src_mask case for IF opcodeChristoph Bumiller
2009-12-12nv50: use copies of tgsi src nv50_regsChristoph Bumiller
So we can use the 'mod' member without concern if a source is used multiple times in 1 insn.
2009-12-01Merge commit 'origin/tgsi-simplify-ext'Keith Whitwell
Conflicts: src/gallium/drivers/r300/r300_vs.c
2009-11-29nv50: match VP outputs to FP inputs ourselvesChristoph Bumiller
For each FP input, don't assume that the VP output will be at the same position, but scan the semantics instead, then put the correct output reg indices into VP_RESULT_MAP. Position is still assumed to be the first output/input. See 07fafc7c9346aa260829603bf3188596481e9e62, which renders previous assumptions incorrect.
2009-11-29nv50: don't permanently negate src in emit_ddyChristoph Bumiller
2009-11-27nv50: do conversion of last insn to 64 bit format firstChristoph Bumiller
Simplifies things since the second to last one will then be converted in the subsequent pass that ensures alignment automatically.
2009-11-24tgsi: rename fields of tgsi_full_src_register to reduce verbosityKeith Whitwell
SrcRegister -> Register SrcRegisterInd -> Indirect SrcRegisterDim -> Dimension SrcRegisterDimInd -> DimIndirect