summaryrefslogtreecommitdiff
path: root/src/mesa/drivers/dri/i915/intel_render.c
AgeCommit message (Collapse)Author
2008-01-10[intel] Add more cliprect modes to cover other meanings for batch emits.Eric Anholt
The previous change gave us only two modes, one which looped over the batch per cliprect (3d drawing) and one that didn't (state updeast). However, we really want 4: - Batch doesn't care about cliprects (state updates) - Batch needs DRAWING_RECTANGLE looping per cliprect (3d drawing) - Batch needs to be executed just once (region fills, copies, etc.) - Batch already includes cliprect handling, and must be flushed by unlock time (copybuffers, clears). All callers should now be fixed to use one of these states for any batchbuffer emits. Thanks to Keith Whitwell for pointing out the failure.
2007-12-22fix GL_LINE_LOOP with drivers using own render pipeline stage (#12410, #13527)Roland Scheidegger
primitive needs to include the begin/end flags (broken since vbo-0.2). Should fix missing first/last line segment on gamma, i810, i915, mga, r200, radeon, s3v, savage, unichrome (r300 already correct). Tested on r200, fixes #13527.
2007-09-24Move i915tex driver into place as just i915.Eric Anholt
2007-09-24Remove the old i915 driver now that i915tex works without TTM.Eric Anholt
2007-07-29fix fallback crashes when driver can't handle frag prog for i915 driver too ↵Roland Scheidegger
(untested)
2005-04-22First pass at updating these drivers with pipeline_stage struct changes.Keith Whitwell
2004-06-18add missing license textsKeith Whitwell
2004-06-10New driver for i915 as well as older i830/i845/i865 chipsets.Keith Whitwell