summaryrefslogtreecommitdiff
path: root/src/mesa/drivers/dri/i915
AgeCommit message (Collapse)Author
2009-03-20Fix DRI2 accelerated EXT_texture_from_pixmap with GL_RGB format.Eric Anholt
This requires upgrading the interface so that the argument to glXBindTexImageEXT isn't just dropped on the floor. Note that this only fixes the accelerated path on Intel, as Mesa's texture format support is missing x8r8g8b8 support (right now, GL_RGB textures get uploaded as a8r8gb8, but in this case we're not doing the upload so we can't really work around it that way). Fixes bugs with compositors trying to use shaders that use alpha channels, on windows without a valid alpha channel. Bug #19910 and likely others as well. Reviewed-by: Ian Romanick <ian.d.romanick@intel.com>
2009-03-12i915: move declarations before codeBrian Paul
2009-03-04i965: add software fallback for conformant 3D textures and GL_CLAMPRobert Ellison
The i965 hardware cannot do GL_CLAMP behavior on textures; an earlier commit forced a software fallback if strict conformance was required (i.e. the INTEL_STRICT_CONFORMANCE environment variable was set) and 2D textures were used, but it was somewhat flawed - it could trigger the software fallback even if 2D textures weren't enabled, as long as one texture unit was enabled. This fixes that, and adds software fallback for GL_CLAMP behavior with 1D and 3D textures. It also adds support for a particular setting of the INTEL_STRICT_CONFORMANCE environment variable, which forces software fallbacks to be taken *all* the time. This is helpful with debugging. The value is: export INTEL_STRICT_CONFORMANCE=2
2009-02-28mesa: rename, reorder FRAG_RESULT_x tokensBrian Paul
s/FRAG_RESULT_DEPR/FRAG_RESULT_DEPTH/ s/FRAG_RESULT_COLR/FRAG_RESULT/COLOR/ Remove FRAG_RESULT_COLH (NV half-precision) output since we never used it. Next, we might merge the COLOR and DATA outputs (COLOR0, COLOR1, etc).
2009-02-17intel: Clean up several 965 memory leaks on context destroy.Eric Anholt
2009-01-30i915: updated render to texture/fbo testBrian Paul
2009-01-30i915: Only call CalcViewport from DrawBuffers instead of Viewport.Eric Anholt
This saves an inadvertent round-trip to the X Server on DrawBuffers, which was hurting some metaops.
2009-01-30Remove stale symlinks to intel/intel_depthstencil.cIan Romanick
2009-01-28intel: Fix up some extension string issuesIan Romanick
Move the remaining extension string enables to intel_extensions.c. Make sure that GL_NV_texture_env_combine4 is not enabled on i830.
2009-01-28Make GL_ARB_draw_buffers mandatoryIan Romanick
Signed-off-by: Ian Romanick <ian.d.romanick@intel.com>
2009-01-26i915: rename some functionsBrian Paul
2009-01-26intel: replace i915/intel_state.c and i965/intel_state.c with shared fileBrian Paul
2009-01-26intel: whitespace changesBrian Paul
2009-01-26intel: move some driver functions aroundBrian Paul
A step toward consolidating i915/intel_state.c and i965/intel_state.c
2009-01-26intel: move intelInitExtensions() and related code into new intel_extensions.cBrian Paul
2009-01-26intel: move glClear-related code into new intel_clear.c fileBrian Paul
2009-01-26intel: Move swap-related functions from intel_buffers.c to new ↵Brian Paul
intel_swapbuffers.c
2009-01-22intel: remove/disable the "paired depth/stencil" codeBrian Paul
We only allow combined depth+stencil renderbuffers so the complicated code for splitting and combining separate depth and stencil buffers is no longer needed.
2009-01-21i915: Add decode for PS in batchbuffers.Eric Anholt
2009-01-21[intel] Remove remaining references to intel_wait_flips().Kristian Høgsberg
Oops.
2009-01-07mesa: Remove _Active and _UseTexEnvProgram flags from fragment programs.Eric Anholt
There was a note in state.c about _Active deserving to die, and there were potential issues with it due to i965 forgetting to set _UseTexEnvProgram. Removing both simplifies things. Reviewed-by: Brian Paul <brianp@vmware.com>
2008-12-30intel: disable ATI_texture_env_combine3 for i830( and related device).Xiang, Haihao
Thanks to Eric for pointing it out.
2008-12-24i915: separate the fog term from the specular color term.Xiang, Haihao
Previously fog parameter and specular color are packed into the same dword. Note specular color should be packed in BGRA for device, so if fog parameter and specular color all are present, fog parameter will dirty the alpha term of specular color. This fixes rendering issue when playing 'Yo Frankie' on 915/945.
2008-12-18i915: check WRAP_T instead of WRAP_R for cube map texture.Xiang, Haihao
2008-12-18i915: fix abort issue. (bug #19147)Xiang, Haihao
2008-12-11i915: fallback for cube map texture.Xiang, Haihao
The i915 (and related graphics cores) only support TEXCOORDMODE_CLAMP and TEXCOORDMODE_CUBE when using cube map texture coordinates, so fall back to software rendering for other modes to avoid potential gpu hang issue. This fixes scorched3d issue on 945GM(see bug 14539).
2008-12-02intel: restore old vertex submit paths for i8xx hardware.Dave Airlie
Intel docs state that only 830/845 have VBOs, 855/865 don't. So lets just not use them on i8xx at all. This restores the old pre-vbo code and uses it on all 8xx hw.
2008-11-21i915: Don't overwrite i915's Viewport function from generic code.Eric Anholt
Instead, have i965 and i915 both call the generic function from their Viewport.
2008-11-20intel: fix i830 comment + backwards VB offsets.airlied
According to Keith the docs have these offsets the other way around
2008-10-28intel: Don't keep intel->pClipRects, and instead just calculate it when needed.Eric Anholt
This avoids issues with dereferencing stale cliprects around intel_draw_buffer time. Additionally, take advantage of cliprects staying constant for FBOs and DRI2, and emit cliprects in the batchbuffer instead of having to flush batch each time they change.
2008-10-21i915: fix carsh in i830_emit_state. (bug #17766)Xiang, Haihao
2008-10-13i915: Texture instructions use r/t/oC/oD register as texture coordinate.Xiang, Haihao
Fix http://bugs.freedesktop.org/show_bug.cgi?id=16287.
2008-10-08i915: Accelerate depth textures with border color.Eric Anholt
The fallback was introduced to fix bug #16697, but made the test it was fixing run excessively long.
2008-10-04i915: Refine the texture indirect lookup accounting.Eric Anholt
Without this, we would reject programs which sampled multiple times from registers defined in the same phase (block of instructions with the same texture indirection count), as each sample would count as a new phase beginning. Instead, keep track of which phases registers were written in, and only bump phase when we're reading from one generated in this phase. On the other hand, we failed to count oC or oD texture samples as being new phases. Bug #17865.
2008-10-01Unify ARB_depth_texture and SGIX_depth_textureIan Romanick
The ARB extension is a superset of the older SGIX extension. Any hardware that can support the SGIX version can also support the ARB version. In Mesa, any driver that supports one also supports the other. This unification just simplifies some bits of code.
2008-09-26intel: Fix a number of memory leaks on context destroy.Eric Anholt
2008-09-23i915: fix crash in flush_prim -> wait_flips -> flush_batch -> flush_prim.Eric Anholt
2008-09-18mesa: added "main/" prefix to includes, remove some -I paths from ↵Brian Paul
Makefile.template
2008-09-13i915: fix himask constant init for 64-bit buildGuillaume Melquiond
2008-09-10intel: track move of bo_exec from drivers to bufmgr.Eric Anholt
2008-09-10intel: track bufmgr move to libdrm_intel and bufmgr_fake irq emit/wait change.Eric Anholt
2008-09-04intel: Fix depth_stencil texture.Xiang, Haihao
2008-08-24Revert "Revert "Merge branch 'drm-gem'""Dave Airlie
This reverts commit 7c81124d7c4a4d1da9f48cbf7e82ab1a3a970a7a.
2008-08-24Revert "Merge branch 'drm-gem'"Dave Airlie
This reverts commit 53675e5c05c0598b7ea206d5c27dbcae786a2c03. Conflicts: src/mesa/drivers/dri/i965/brw_wm_surface_state.c
2008-08-08intel-gem: Update to new check_aperture API for classic mode.Eric Anholt
To do this, I had to clean up some of 965 state upload stuff. We may end up over-emitting state in the aperture overflow case, but that should be rare, and I'd rather have the simplification of state management.
2008-07-25Merge branch 'master' into drm-gemIan Romanick
Conflicts: src/mesa/drivers/dri/common/dri_bufmgr.c src/mesa/drivers/dri/i965/brw_wm_surface_state.c
2008-07-16intel: Clean-up ARB_texture_env_crossbarIan Romanick
Enable support for ARB_texture_env_crossbar in the master extension list instead of in every single device-specific list.
2008-07-14i915: fix build after previous commit.Eric Anholt
2008-07-09i915: fall back to software rendering when shadow comparison isXiang, Haihao
enabled for 1D texture. fix #12176
2008-06-26intel: Replace sprinkled intel_batchbuffer_flush with MI_FLUSH or nothing.Eric Anholt
Most of these were to ensure that caches got synchronized between 2d (or meta) rendering and later use of the target as a source, such as for texture miptree setup. Those are replaced with intel_batchbuffer_emit_mi_flush(), which just drops an MI_FLUSH. Most of the remainder were to ensure that REFERENCES_CLIPRECTS batchbuffers got flushed before the lock was dropped. Those are now replaced by automatically flushing those when dropping the lock.