index
:
android-x86-mesa.git
envsa_r300
froyo-x86
r300
Androïd/x86 port of Mesa drivers
Hugues Hiegel
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
mesa
/
drivers
/
dri
/
i965
/
brw_structs.h
Age
Commit message (
Expand
)
Author
2011-01-10
i965: Add new HiZ related bits to WM_STATE.
Kenneth Graunke
2010-12-23
i965: Correct the dp_read message descriptor setup on g4x.
Eric Anholt
2010-12-09
i965: remove unused variable since brw_wm_glsl.c removal.
Eric Anholt
2010-12-09
i965: Set render_cache_read_write surface state bit on gen6 constant surfs.
Eric Anholt
2010-12-09
i965: Set up the correct texture border color state struct for Ironlake.
Eric Anholt
2010-12-01
i965: Add support for gen6 BREAK ISA emit.
Eric Anholt
2010-10-06
i965: Fix up IF/ELSE/ENDIF for gen6.
Eric Anholt
2010-09-28
i965: fix scissor state on sandybridge
Zhenyu Wang
2010-09-28
i965: Fix sampler on sandybridge
Zhenyu Wang
2010-08-31
i965: fix depth test on sandybridge
Zhenyu Wang
2010-08-20
i965: Set the destination horiz stride even for da16, as SNB seems to need it.
Zhenyu Wang
2010-08-20
i965: Add AccWrCtl support on Sandybridge.
Zhenyu Wang
2010-07-08
i965: Add disasm for SEND mlen/rlen on Sandybridge.
Eric Anholt
2010-07-08
i965: Add definitions for Sandybridge DP write/read messages.
Zhenyu Wang
2010-06-18
i965: Fix the name of aa_coverage_slope in the improved AA line params.
Eric Anholt
2010-04-21
intel: Clean up chipset name and gen num for Ironlake
Zhenyu Wang
2010-02-25
i965: Add Sandybridge viewport setup.
Eric Anholt
2010-02-25
i965: Add Sandybridge scissor state.
Eric Anholt
2010-02-25
i965: Start adding support for the Sandybridge CC unit.
Eric Anholt
2009-09-02
i965: CS FENCE in URB_FENCE is 11-bits wide
Xiang, Haihao
2009-08-04
i965: Spell "conditional" correctly.
Eric Anholt
2009-08-04
i965: Hook up the disassembler for INTEL_DEBUG={wm,vs}.
Eric Anholt
2009-07-13
i965: add support for new chipsets
Xiang, Haihao
2009-06-30
i965: move BRW_MAX_GRF, define BRW_MAX_MRF
Brian Paul
2009-06-17
i965: Fall back or appropriately adjust offsets of drawing to tiled regions.
Eric Anholt
2009-02-25
i965: Rename CMD_CONST_BUFFER_STATE to the CS_URB_STATE used in the docs.
Eric Anholt
2009-01-28
i965: minor comments
Brian Paul
2008-11-02
i965: Merge GM45 into the G4X chipset define.
Eric Anholt
2008-07-08
i965: official name for GM45 chipset
Xiang, Haihao
2008-01-29
i965: new integrated graphics chipset support
Xiang, Haihao
2007-12-17
[965] Simplify scissor handling by using DrawBuffer values.
Eric Anholt
2007-12-14
[965] Replace the state cache suballocator with direct dri_bufmgr use.
Eric Anholt
2007-01-06
i965: Avoid branch instructions while in single program flow mode.
Eric Anholt
2006-08-09
Add Intel i965G/Q DRI driver.
Eric Anholt
