summaryrefslogtreecommitdiff
path: root/src/mesa/drivers/dri/i965/brw_structs.h
AgeCommit message (Expand)Author
2010-04-21intel: Clean up chipset name and gen num for IronlakeZhenyu Wang
2010-02-25i965: Add Sandybridge viewport setup.Eric Anholt
2010-02-25i965: Add Sandybridge scissor state.Eric Anholt
2010-02-25i965: Start adding support for the Sandybridge CC unit.Eric Anholt
2009-09-02i965: CS FENCE in URB_FENCE is 11-bits wideXiang, Haihao
2009-08-04i965: Spell "conditional" correctly.Eric Anholt
2009-08-04i965: Hook up the disassembler for INTEL_DEBUG={wm,vs}.Eric Anholt
2009-07-13i965: add support for new chipsetsXiang, Haihao
2009-06-30i965: move BRW_MAX_GRF, define BRW_MAX_MRFBrian Paul
2009-06-17i965: Fall back or appropriately adjust offsets of drawing to tiled regions.Eric Anholt
2009-02-25i965: Rename CMD_CONST_BUFFER_STATE to the CS_URB_STATE used in the docs.Eric Anholt
2009-01-28i965: minor commentsBrian Paul
2008-11-02i965: Merge GM45 into the G4X chipset define.Eric Anholt
2008-07-08i965: official name for GM45 chipsetXiang, Haihao
2008-01-29i965: new integrated graphics chipset supportXiang, Haihao
2007-12-17[965] Simplify scissor handling by using DrawBuffer values.Eric Anholt
2007-12-14[965] Replace the state cache suballocator with direct dri_bufmgr use.Eric Anholt
2007-01-06i965: Avoid branch instructions while in single program flow mode.Eric Anholt
2006-08-09Add Intel i965G/Q DRI driver.Eric Anholt