summaryrefslogtreecommitdiff
path: root/src/mesa/drivers/dri/i965/brw_urb.c
AgeCommit message (Collapse)Author
2008-02-14i965: remove unused hal hooksDave Airlie
These don't appear to have ever been used.
2008-01-29i965: new integrated graphics chipset supportXiang, Haihao
2007-03-25i965: The given urb layout(maximal size of urb entries and theXiang, Haihao
values for nr of entries) should meet the requirement.
2006-09-14VS nr of urb entries is constrained to be one of a fixed set of values,Keith Whitwell
specifically {8,16,32}.
2006-09-12Potential fix for doom3 lockups. Seems that there is a conflictKeith Whitwell
between the vertex cache, the vertex shader and the clipping stages, all of which are competitors for URB entries assigned to the VS unit. This change reduces the maximum number of clip and VS threads by enough to ensure that they cannot consume all the available URB entries, and then reduces the number somewhat more up to an arbitary amount I discovered by trial and error. Unfortunately trial and error solutions don't inspire total confidence...
2006-08-09Add Intel i965G/Q DRI driver.Eric Anholt
This driver comes from Tungsten Graphics, with a few further modifications by Intel.