index
:
android-x86-mesa.git
envsa_r300
froyo-x86
r300
Androïd/x86 port of Mesa drivers
Hugues Hiegel
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
mesa
/
drivers
/
dri
/
i965
Age
Commit message (
Expand
)
Author
2009-08-29
i965: Fix segfault with ARB_oq CheckQuery when results are already fetched.
Eric Anholt
2009-08-29
i965: Support PROGRAM_ENV_PARAMs in brw_vs_emit.c
Eric Anholt
2009-08-28
i965: Use VBOs in the VBO module on 965, now that we have ARB_map_buffer_range.
Eric Anholt
2009-08-28
i965: Implement ARB_oq CheckQuery in the intended way.
Eric Anholt
2009-08-26
i965: Increase assmebly shader program parameter limits
Ian Romanick
2009-08-26
ARB prog: Change handling of program parameter limits
Ian Romanick
2009-08-26
i965: init the tex_units_used field
Brian Paul
2009-08-26
i965: fix incorrect tex unit in emit_tex() and emit_txb()
Brian Paul
2009-08-26
i965: clean-up tex target switches
Brian Paul
2009-08-26
i965: added texture unit sanity check
Brian Paul
2009-08-26
i965: keep track of which texture units the fragment shader accesses
Brian Paul
2009-08-26
i965: clean up texture target switches
Brian Paul
2009-08-25
i965: add some texture unit/target assertions
Brian Paul
2009-08-22
i965: Implement frag prog DPH like DP4
Ian Romanick
2009-08-19
intel: Fix failure to commit -a --amend before last push.
Eric Anholt
2009-08-19
intel: Align cubemap texture height to its padding requirements.
Eric Anholt
2009-08-15
i965: disable bounds checking on arrays with stride 0
Roland Scheidegger
2009-08-14
i965: Add support for GL_ARB_seamless_cube_map
Ian Romanick
2009-08-13
i965: fix cube map on IGDNG
Xiang, Haihao
2009-08-12
Merge branch 'new-frag-attribs'
Brian Paul
2009-08-12
i965: Make the cube mapping RCP use a writemask.
Eric Anholt
2009-08-12
i965: Allocate destination registers for GLSL TEX instructions contiguously.
Eric Anholt
2009-08-12
i965: drop dead scalar handling in GLSL.
Eric Anholt
2009-08-12
i965: Correct brw_wm_nr_args for WM_DELTAXY and WM_PIXELXY.
Eric Anholt
2009-08-12
i965: Drop GLSL ABS code, which is translated away in brw_wm_fp.
Eric Anholt
2009-08-12
i965: Drop code for emitting OPCODE_SUB, since brw_wm_fp.c makes it an ADD.
Eric Anholt
2009-08-12
i965: Store the dispatch width in the WM compile struct.
Eric Anholt
2009-08-12
i965: Handle scalar result swizzling in shared GLSL/non-GLSL code.
Eric Anholt
2009-08-12
i965: Flag ARL-using programs as requiring brw_wm_glsl.c
Eric Anholt
2009-08-12
i965: Remove some unused WM opcode args.
Eric Anholt
2009-08-12
i965: Avoid re-uploading the index buffer when we don't need to.
Eric Anholt
2009-08-12
vbo: Avoid extra validation of DrawElements.
Eric Anholt
2009-08-12
i965: Use _MaxElement instead of index-calculated min/max for VBO bounds.
Eric Anholt
2009-08-07
i965: Add a note justifying domain choice for the SF VP.
Eric Anholt
2009-08-07
i965: Replace the subroutine-skipping jump in VS with a NOP if it's a NOP.
Eric Anholt
2009-08-07
i965: minor context comments
Brian Paul
2009-08-05
i965: Fix source depth reg setting for FSes reading and writing to depth.
Eric Anholt
2009-08-04
i965: Fix dangerous warning I let slip in.
Eric Anholt
2009-08-04
i965: Respect CondSwizzle in OPCODE_IF.
Eric Anholt
2009-08-04
i965: Emit conditional code updates as required for GLSL VS if statements.
Eric Anholt
2009-08-04
i965: Don't set pop_count in the reserved MBZ area of IF statements.
Eric Anholt
2009-08-04
i965: Print out ELSE and ENDIF src1 arguments like IF does.
Eric Anholt
2009-08-04
intel: Add support for EXT_provoking_vertex.
Eric Anholt
2009-08-04
i965: Spell "conditional" correctly.
Eric Anholt
2009-08-04
i965: Hook up the disassembler for INTEL_DEBUG={wm,vs}.
Eric Anholt
2009-08-04
i965: Initial import of disasm code from intel-gen4asm.
Eric Anholt
2009-08-04
i965: warning fix
Eric Anholt
2009-08-04
i965: Fix RECT shadow sampling by not losing the other texcoords.
Eric Anholt
2009-08-03
i965: Assert that the offset in the VBO is below the VBO size.
Eric Anholt
2009-08-03
i965: Even if no VS inputs are set, still load some amount of URB as required.
Eric Anholt
[next]