summaryrefslogtreecommitdiff
path: root/src/mesa/drivers/dri/i965
AgeCommit message (Collapse)Author
2010-12-24i965: fix register region descriptionXiang, Haihao
This fixes brw_eu_emit.c:179: validate_reg: Assertion `width == 1' failed.
2010-12-23i965: Remove unnecessary headers.Vinson Lee
2010-12-23i965: Keep around a copy of the VS constant surface dumping code.Eric Anholt
Just like everywhere else, I never trust my constant uploads to correctly put constants in the right places, even though that's so rarely where the issue is.
2010-12-23i965: Correct the dp_read message descriptor setup on g4x.Eric Anholt
It's mostly like gen4 message descriptor setup, except that the sizes of type/control changed to be like gen5. Fixes 21 piglit cases on gm45, including the regressions in bug #32311 from increased VS constant buffer usage.
2010-12-23i965: upload multisample state for fragment program changeZhenyu Wang
This makes conformance tests stable on sandybridge D0 to track multisample state before SF/WM state.
2010-12-22i965: explicit tell header present for fb write on sandybridgeZhenyu Wang
Determine header present for fb write by msg length is not right for SIMD16 dispatch, and if there're more output attributes, header present is not easy to tell from msg length. This explicitly adds new param for fb write to say header present or not. Fixes many cases' hang and failure in GL conformance test.
2010-12-21i965: Avoid using float type for raw moves, to work around SNB issue.Eric Anholt
The SNB alt-mode math does the denorm and inf reduction even for a "raw MOV" like we do for g0 message header setup, where we are moving values that aren't actually floats. Just use UD type, where raw MOVs really are raw MOVs. Fixes glxgears since c52adfc2e1d130effea940e75690897eb5d3ceaa, but no piglit tests had regressed(!)
2010-12-16i965: Set the alternative floating point mode on gen6 VS and WM.Eric Anholt
This matches how we did the math instructions pre-gen6, though it applies to non-math as well. Fixes vp1-LIT test 2 (degenerate case: 0 ^ 0 -> 1)
2010-12-13i965: Add support for using the BLT ring on gen6.Eric Anholt
2010-12-13i965: Improve the hacks for ARB_fp scalar^scalar POW on gen6.Eric Anholt
This is still awful, but my ability to care about reworking the old backend so we can just get a temporary value into a POW is awfully low since the new backend does this all sensibly. Fixes: fp1-LIT test 1 fp1-LIT test 3 (case x < 0) fp1-POW test (exponentiation) fp-lit-mask
2010-12-13i965: Fix gl_FragCoord.z setup on gen6.Eric Anholt
Fixes glsl-bug-22603.
2010-12-13i956: Fix the old FP path fragment position setup on gen6.Eric Anholt
Fixes fp-arb-fragment-coord-conventions-none
2010-12-13i965: Fix ARL to work on gen6.Eric Anholt
RNDD isn't one of the instructions that can do conversion from execution type to destination type. Fixes glsl-vs-arrays-3.
2010-12-10i965: Put common info on converting MESA_FORMAT to BRW_FORMAT in a table.Eric Anholt
There are exceptions to the table for depth texturing or rendering to not-quite-supported formats thanks to the non-orthogonal component selection for surface formats, but it's still a lot simpler.
2010-12-10i965: support for two-sided lighting on SandybridgeXiang, Haihao
VS places color attributes together so that SF unit can fetch the right attribute according to object orientation. This fixes light issue in mesa demo geartrain, projtex.
2010-12-09i965: Add support for gen6 reladdr VS constant loading.Eric Anholt
2010-12-09i965: Add support for gen6 constant-index constant loading.Eric Anholt
2010-12-09intel: Set the swizzling for depth textures using the GL_RED depth mode.Eric Anholt
Fixes depth-tex-modes-rg.
2010-12-09i965: Silence uninitialized variable warning.Vinson Lee
Fixes this GCC warning. brw_fs.cpp: In function 'brw_reg brw_reg_from_fs_reg(fs_reg*)': brw_fs.cpp:3255: warning: 'brw_reg' may be used uninitialized in this function
2010-12-09i965: remove unused variable since brw_wm_glsl.c removal.Eric Anholt
2010-12-09i965: Set render_cache_read_write surface state bit on gen6 constant surfs.Eric Anholt
This is said to be required in the spec, even when you aren't doing writes.
2010-12-09i965: Set up the correct texture border color state struct for Ironlake.Eric Anholt
This doesn't actually fix border color on Ironlake, but it appears to be a requirement, and gen6 needs it too.
2010-12-09i965: Clean up VS constant buffer location setup.Eric Anholt
2010-12-09i965: Fix VS constants regression pre-gen6.Eric Anholt
Last minute change for gen6 with 0 used params dropped the multiply.
2010-12-08i965: Drop push-mode reladdr constant loading and always use constant_map.Eric Anholt
This eases the gen6 implementation, which can only handle up to 32 registers of constants, while likely not penalizing real apps using reladdr since all of those I've seen also end up hitting the pull constant buffer. On gen6, the constant map means that simple NV VPs fit under the 32-reg limit and now succeed. Fixes around 10 testcases.
2010-12-08i965: Drop KIL_NV from the ff/ARB_fp path since it was only used for GLSL.Eric Anholt
2010-12-08i965: Use the new pixel mask location for gen6 ARB_fp KIL instructions.Eric Anholt
Fixes: fp-kil fp-generic/kil-swizzle.
2010-12-08i965: Set the render target index in gen6 fixed-function/ARB_fp path.Eric Anholt
Fixes: fbo-drawbuffers2-blend fbo-drawbuffers2-colormask
2010-12-08i965: Set up the per-render-target blend state on gen6.Eric Anholt
This will let us get EXT_draw_buffers2 blending and colormasking working.
2010-12-08i965: Set up the color masking for the first drawbuffer on gen6.Eric Anholt
Fixes glean/maskedClear
2010-12-07i965: Don't try to store gen6 (float) blend constant color in bytes.Eric Anholt
Fixes glean/blendFunc
2010-12-07i965: Fix flipped value of the not-embedded-in-if on gen6.Eric Anholt
Fixes: glean/glsl1-! (not) operator (1, fail) glean/glsl1-! (not) operator (1, pass)
2010-12-07i965: Work around gen6 ignoring source modifiers on math instructions.Eric Anholt
With the change of extended math from having the arguments moved into mrfs and handed off through message passing to being directly hooked up to the EU, it looks like the piece for doing source modifiers (negate and abs) was left out. Fixes: fog-modes glean/fp1-ARB_fog_exp test glean/fp1-ARB_fog_exp2 test glean/fp1-Computed fog exp test glean/fp1-Computed fog exp2 test ext_fog_coord-modes
2010-12-07i965: Add disabled debug code for dumping out the WM constant payload.Eric Anholt
This can significantly ease thinking about the asm.
2010-12-07i965: Correctly emit constants for aggregate types (array, matrix, struct)Ian Romanick
Previously the code only handled scalars and vectors. This new code is modeled somewhat after similar code in ir_to_mesa. Reviewed-by: Eric Anholt <eric@anholt.net>
2010-12-07i965: Always hand the absolute value to RSQ.Eric Anholt
gen6 builtin RSQ apparently clamps negative values to 0 instead of returning the RSQ of the absolute value like ARB_fragment_program desires and pre-gen6 apparently does. Fixes: glean/fp1-RSQ test 2 (reciprocal square root of negative value) glean/vp1-RSQ test 2 (reciprocal square root of negative value)
2010-12-07i965: Handle saturates on gen6 math instructions.Eric Anholt
We get saturate as an argument to brw_math() instead of as compile state, since that's how the pre-gen6 send instructions work. Fixes fp-ex2-sat.
2010-12-07i965: Fix comment about gen6_wm_constants.Eric Anholt
This is the push constant buffer, not the pull constants.
2010-12-07i965: upload WM state for _NEW_POLYGON on sandybridgeZhenyu Wang
Be sure polygon stipple mode is updated. This fixes 'gamma' demo.
2010-12-07i965: set minimum/maximum Point Width on SandybridgeXiang, Haihao
It is used for point width on vertex. This fixes mesa demo spriteblast and pointblast.
2010-12-06i965: Nuke brw_wm_glsl.c.Eric Anholt
It was only used for gen6 fragment programs (not GLSL shaders) at this point, and it was clearly unsuited to the task -- missing opcodes, corrupted texturing, and assertion failures hit various applications of all sorts. It was easier to patch up the non-glsl for remaining gen6 changes than to make brw_wm_glsl.c complete. Bug #30530
2010-12-06i965: Add support for the instruction compression bits on gen6.Eric Anholt
Since the 8-wide first-quarter and 16-wide first-half have the same bit encoding, we now need to track "do you want instruction compression" in the compile state.
2010-12-06i965: Align gen6 push constant size to dispatch width.Eric Anholt
The FS backend is fine with register level granularity. But for the brw_wm_emit.c backend, it expects pairs of regs to be used for the constants, because the whole world is pairs of regs. If an odd number got used, we went looking for interpolation in the wrong place.
2010-12-06i965: Make the sampler's implied move on gen6 be a raw move.Eric Anholt
We were accidentally doing a float-to-uint conversion.
2010-12-06i965: Fix up gen6 samplers for their usage by brw_wm_emit.cEric Anholt
We were trying to do the implied move even when we'd already manually moved the real header in place.
2010-12-06i965: Fix gen6 interpolation setup for 16-wide.Eric Anholt
In the SF and brw_fs.cpp fixes to set up interpolation sanely on gen6, the setup for 16-wide interpolation was left behind. This brings relative sanity to that path too.
2010-12-06i965: Don't smash a group of coordinates doing gen6 16-wide sampler headers.Eric Anholt
2010-12-06i965: Fix up 16-wide gen6 FB writes after various refactoring.Eric Anholt
2010-12-06i965: Provide delta_xy reg to gen6 non-GLSL path PINTERP.Eric Anholt
Fixes many assertion failures in that path.
2010-12-06i965: Move payload reg setup to compile, not lookup time.Eric Anholt
Payload reg setup on gen6 depends more on the dispatch width as well as the uses_depth, computes_depth, and other flags. That's something we want to decide at compile time, not at cache lookup. As a bonus, the fragment shader program cache lookup should be cheaper now that there's less to compute for the hash key.