summaryrefslogtreecommitdiff
path: root/src/mesa/drivers/dri/i965
AgeCommit message (Expand)Author
2010-08-27i965: When encountering an unknown opcode in new FS backend, print its name.Eric Anholt
2010-08-27i965: Fix the maximum grf counting in the new FS backend.Eric Anholt
2010-08-27i965: Validate the IR tree after doing our custom optimization passes.Eric Anholt
2010-08-27i965: Add a bit of support for matrices to the new FS.Eric Anholt
2010-08-27i965: Fix destination writemasking in the new FS.Eric Anholt
2010-08-27i965: Fix swizzling in vector splitting for the new FS backend.Eric Anholt
2010-08-26i965: Add preliminary support for uniforms to the new FS backend.Eric Anholt
2010-08-26i965: Abort on gl_FragDepth in the new FS backend for now.Eric Anholt
2010-08-26i965: Fix up and actually enable the NewShader and NewShaderProgram hooks.Eric Anholt
2010-08-26i965: Hack in avoidance of c++ reserved keyword in libdrm.Eric Anholt
2010-08-26i965: Add GLSL IR-level source annotation and comments to new FS debug.Eric Anholt
2010-08-26i965: Use the implied move in brw_math() in the new FS.Eric Anholt
2010-08-26i965: Add support for in varyings to the new FS codegen.Eric Anholt
2010-08-26i965: Start building the codegen visitor.Eric Anholt
2010-08-26i965: Start building direct GLSL2 IR to 965 assembly codegen.Eric Anholt
2010-08-26i965: Add new pass to split vectors into scalar variablesEric Anholt
2010-08-26i965: Add a pass for the FS to reduce vector expressions down to scalar.Eric Anholt
2010-08-26i965: Start building 965 FS backend.Eric Anholt
2010-08-26i965: Add support for destination RelAddr writes in the VS.Eric Anholt
2010-08-26i965: Fix the test for variable indexing of shader inputs.Eric Anholt
2010-08-25i965: Fix detection of implicit MOVs to message regs in brw_optimize.c.Eric Anholt
2010-08-25i965: Remove unnecessary header.Vinson Lee
2010-08-24i965: Fix printf format warnings on 32-bit builds.Vinson Lee
2010-08-22i965: Fix 8-wide FB writes on gen6.Eric Anholt
2010-08-22i965: Fix brw_math1 with scalar argument in gen6 FS.Eric Anholt
2010-08-22i965: Fix up WM push constant setup on gen6.Eric Anholt
2010-08-22i965: Use intel->gen >= 6 instead of IS_GEN6.Eric Anholt
2010-08-20i965: Rename nr_depth_regs to nr_payload_regs.Eric Anholt
2010-08-20i965: Also use the SIMD8 FB writes for SIMD8 mode on non-SNB.Eric Anholt
2010-08-20i965: Add support for FB writes on Sandybridge.Zhenyu Wang
2010-08-20i965: Set the destination horiz stride even for da16, as SNB seems to need it.Zhenyu Wang
2010-08-20i965: Set the maximum number of threads on Sandybridge.Zhenyu Wang
2010-08-20i965: Add AccWrCtl support on Sandybridge.Zhenyu Wang
2010-08-20i965: Mention the mlen and rlen for URB reads.Zhenyu Wang
2010-08-20i965: Sandybridge doesn't have Compr4 mode, since it's not needed any more.Zhenyu Wang
2010-08-20i965: Adjust disasm of subreg numbers to be in units of the register type.Zhenyu Wang
2010-08-20i965: Fix DP write channel ordering on Sandybridge.Eric Anholt
2010-08-20i965: Fix compile warnings on 64-bit Linux.Kenneth Graunke
2010-08-18i965: Set the if stack pop count when breaking out of a loop inside an if.Eric Anholt
2010-08-18i965: Don't set the swizzle on an immediate value in the VS.Eric Anholt
2010-08-17i965: Throw a link error when we see a "return" in main().Eric Anholt
2010-08-17i965: Add support for DP2 in the VS.Eric Anholt
2010-08-16i965: Use the implied move available in most brw_wm_emit brw_math() calls.Eric Anholt
2010-08-16i965: Add disasm for Compr4 instruction compression.Eric Anholt
2010-08-13Merge branch 'master' into glsl2Ian Romanick
2010-08-13intel: Remove include of texmem.h, since we haven't used it in ages.Eric Anholt
2010-08-09i965: More s/stderr/stdout/ for program debug.Eric Anholt
2010-08-04i965: Settle on printing our program debug to stdout.Eric Anholt
2010-08-02Initialize a couple of HasIndex2 fields on Mesa IR src regs.Eric Anholt
2010-07-31mesa: Remove inclusion of compiler.h from mtypes.h.Vinson Lee
generated by cgit v1.2.3 (git 2.39.1) at 2024-07-06 10:23:00 +0000