summaryrefslogtreecommitdiff
path: root/src/mesa/drivers/dri/i965
AgeCommit message (Expand)Author
2007-10-11Add a DRI_ReadDrawable marker extension to signal read drawable capability.Kristian Høgsberg
2007-10-11Move media stream counter entry points to new extension.Kristian Høgsberg
2007-10-11Move GLX_MESA_swap_frame_usage DRI entry points to the new mechanism.Kristian Høgsberg
2007-10-10Move swap_interval to new extension mechanism.Kristian Høgsberg
2007-10-10Move the copySubBuffer extension over to the new mechanism.Kristian Høgsberg
2007-10-10Pull createNewScreen entry point into dri_util.c.Kristian Høgsberg
2007-10-10Replace open-coded major, minor, and patch version fields with __DRIversionRec.Kristian Høgsberg
2007-10-10Remove screenConfigs from __DRIscreen.Kristian Høgsberg
2007-10-10Drop __DRInativeDisplay and pass in __DRIscreen pointers instead.Kristian Høgsberg
2007-10-04[965] Replace various alignment code with a shared ALIGN() macro.Eric Anholt
2007-10-04Replace bmBufferOffset usage in batchbuffer setup with OUT_RELOC.Eric Anholt
2007-10-04Replace duplicated intel_reg.h with a shared header.Eric Anholt
2007-10-04Replace some structure-based batch preparation with plain OUT_BATCH.Eric Anholt
2007-09-27[965] Add batchbuffer dumping under INTEL_DEBUG=bat, like 915.Eric Anholt
2007-09-27Revert "WIP 965 conversion to dri_bufmgr."Eric Anholt
2007-09-27WIP 965 conversion to dri_bufmgr.Eric Anholt
2007-09-27[965] Remove AUB file support.Eric Anholt
2007-09-27i965: handle all unfilled mode in clip stage. fix bug #12453Xiang, Haihao
2007-09-27 fix ppracer and bzflag issue with clip optimizationZou Nan hai
2007-09-27i915/i965 merge serer directories along lines for radeon/r200Dave Airlie
2007-09-26i965: The cube map texture coordinates must be devided by theXiang, Haihao
2007-09-26 fix a bug in 965 ARB_occlusion_query,Zou Nan hai
2007-09-24[i965] Bug #11812: Fix fwrite return value checks in AUB file code.Roland Bär
2007-09-24 fix fd.o bug #12217, recalcuate urb when clip plane size changeZou Nan hai
2007-09-21Merge branch 'i915-unification'Eric Anholt
2007-09-20Merge branch 'master' into i915-unificationEric Anholt
2007-09-20i965: fix an error in brw_vs_tnl.cXiang, Haihao
2007-09-14i965: align the address of the first element withinXiang, Haihao
2007-09-12i965: translate shadow compare function into correctXiang, Haihao
2007-09-12i965: revert commit 1a15b2169ba6cb100627eb525a20a00537cfb6f0,Xiang, Haihao
2007-09-11Fix-up #includes to remove some -I options.Brian
2007-09-11i965: take the secondary color into account when drawingXiang, Haihao
2007-09-11i965: limit on LOD Bias, fix#11987Xiang, Haihao
2007-09-05i965: only take non-varying attribute into account whenXiang, Haihao
2007-09-01i965: Correct build_lighting in i965 driver according toXiang, Haihao
2007-08-31i965: Calculate the positional light in homogeneous coordinates.Xiang, Haihao
2007-08-31 optimize 965 clipZou Nan hai
2007-08-31i965: Take the upper limitation on LOD into account.Xiang, Haihao
2007-08-30Bug #10571: Fix 965 line clipping when neither vertex needs clipping.David Moore
2007-08-29i965: store read drawable info in intel_context. Some OpenGLXiang, Haihao
2007-08-29i965: check NULL pointer. fix bug#12193Xiang, Haihao
2007-08-29i965: samplers group in fours in WM_STATE. fix bug#9415Xiang, Haihao
2007-08-28i965: flush batch buffer when getting the maximum. This makesXiang, Haihao
2007-08-17i965: align width/height for volume textureXiang, Haihao
2007-08-15i965: use BRW_TEXCOORDMODE_CLAMP instead of BRW_TEXCOORDMODE_CLAMP_BORDERXiang, Haihao
2007-08-13i965: fix projtex_maskXiang, Haihao
2007-08-10i965: roland's DXTn format texture patch(bug10347)Xiang, Haihao
2007-08-10i965/i915tex: applying right alignment to compressed texture,Xiang, Haihao
2007-08-10i965: set mt->cpp differently with compressed textureXiang, Haihao
2007-08-02Fix typo in logic for unalias2()Keith Whitwell