summaryrefslogtreecommitdiff
path: root/src/mesa/drivers/dri/i965
AgeCommit message (Collapse)Author
2008-05-02Add intel_bufmgr_gem for new graphics execution manager.Eric Anholt
2008-05-02[intel] Warnings fixes.Eric Anholt
2008-05-02[intel] Merge intel_ioctl.h. Not sure how this slipped by in the .c merge.Eric Anholt
2008-04-25[i965] short immediate values must be replicated to both halves of the dwordKeith Packard
The 32-bit immediate value in the i965 instruction word must contain two copies of any 16-bit constants. brw_imm_uw and brw_imm_w just needed to copy the value into both halves of the immediate value instruction field.
2008-04-22i965: fix DEPTH_TEXTURE_MODE (bug #14220)Xiang, Haihao
2008-04-22 [i965] This is to fix random crash in some maps of Ut2004 demo.Zou Nan hai
e.g. bridge of fate. If vs output is big, driver may fall back to use 8 urb entries for vs, unfortunally, for some unknown reason, if vs is working at 4x2 mode, 8 entries is not enough, may lead to gpu hang.
2008-04-18i965: fixup depth buffer checkDave Airlie
2008-04-18i965: fix vb aperture space checkDave Airlie
2008-04-18965: fix vb upload size checkDave Airlie
2008-04-18i965: fix gs_prog aperture checkDave Airlie
2008-04-18i965: initial attempt at fixing the aperture overflowDave Airlie
Makes state emission into a 2 phase, prepare sets things up and accounts the size of all referenced buffer objects. The emit stage then actually does the batchbuffer touching for emitting the objects. There is an assert in dri_emit_reloc if a reloc occurs for a buffer that hasn't been accounted yet.
2008-04-17Revert "[i965] renable regative rhw test"Xiang, Haihao
This reverts commit 3158e981f5f37768e9b04765704b9eaece8b899b. rhw issue has gone away on IGD.
2008-03-28i965: depth offset on glPolygonMode(GL_LINE/GL_POINT)Xiang, Haihao
2008-03-26[965] Fix massively broken state cache dirty flagging.Michal Wajdeczko
It was flagging a last_bo update even when last_bo didn't change, but another part was failing to update last_bo when it should have.
2008-03-26[965] Don't let the negate flags of src0 affect 1 constants in precalc_dst/litEric Anholt
This patch is a variant of a submission by Michal Wajdeczko to fix oglconform fpalu failures.
2008-03-26[965] Correctly set read mask for OPCODE_SWZ in pass1.Michal Wajdeczko
While OPCODE_SWZ has usually been optimized away in pass0, it may still exist if a SWZ with dst saturate was emitted in pass_fp. Fixes an error in oglconform fpalu.c.
2008-03-26[965] Clean up whitespace and dead code from do_unfilled change.Eric Anholt
2008-03-21[965] Avoid emitting dead code for DPx/math instructions.Michal Wajdeczko
The pass1 optimization stage clears out writemasks and registers, but the instructions themselves are still being processed at this stage, and could have resulted in them still being emitted.
2008-03-21[965] Improve pinterp performance by delaying reads of just-written regs.Michal Wajdeczko
2008-03-21[965] Fix negating of unsigned value in emit_wpos_xy.Michal Wajdeczko
2008-03-21[965] Add MVP code for position invariant vertex programs.Michal Wajdeczko
This fixes the arbvptorus demo.
2008-03-21[965] Shuffle state flags to match the order we initialize them in.Michal Wajdeczko
2008-03-21 [i965] multiple rendering target fixZou Nan hai
2008-03-19[965] Initialize region surface key structure padding.Eric Anholt
Fixes valgrind warnings, and potential performance loss from cache misses.
2008-03-18Revert "[i965] make stipple pattern continue across GL_LINE_LOOP and ↵Zou Nan hai
GL_LINE_STRIP" There is no information in GS to determinate when to reset line stipple count, still fallback to software This reverts commit 5a0314b431ab147c6156c3011f4cb54161ba4b25.
2008-03-18[i965] make stipple pattern continue across GL_LINE_LOOP and GL_LINE_STRIPZou Nan hai
2008-03-17[965] Fix fp temp reg release code to not usually release all temps.Andrzej Trznadel
Also, use wrapped ffs() instead of native.
2008-03-17[i965] round pointsize to nearest int according to specZou Nan hai
2008-03-17 [i965] fix wpos height 1 pixel higherZou Nan hai
2008-03-14intel: fix abort issue with shadowtex demo when useXiang, Haihao
DEPTH_STENCIL texture. (bug#14952).
2008-03-13 [i965] multiple rendering target supportZou Nan hai
2008-03-07 [i965] fix fd.o bug #11471 and #11478Zou Nan hai
1. Follow EXT_texture_rectangle with YCbCr texture 2. swap UV component for MESA_FORMAT_YCBCR
2008-03-06i965: Fix double free issue to pass glean/maskedClear testXiang, Haihao
2008-03-06i965:fix segfault issue when clearing the window whichXiang, Haihao
is created with mode GLUT_SINGLE|GLUT_RGB|GLUT_DEPTH. This issue is introduced by 20b8bff49cba3e8246e29004c5ff38f231d589ff
2008-02-29i965: use _Current pointer instead of Current pointer.Xiang, Haihao
fix double free issue(bug#14710). It also corrects glsl/bitmap demo behavior.
2008-02-28[965] Fix conditional sequencing to allow the frame_buffer_texobj case.Eric Anholt
Previously the frame_buffer_texobj case would have been bound as a normal texture, at best resulting in no surface data being associated with it.
2008-02-28[965] Bug #9151: make fragment.position return window coords not screen coords.Eric Anholt
2008-02-28[965] Fix serious copy'n'paste failure in brw state dumping.Eric Anholt
2008-02-27intel: Always use intelInitExtensions() for initializing extensions.Kristian Høgsberg
2008-02-26i965: Setup framebuffer texture in meta_draw_region.Kristian Høgsberg
With DRI2 we there is no screen region until a drawable is bound to the context. Set up the framebuffer texture in meta_draw_region instead which should also handle the case where the draw region changes as a result of resizing a redirected window or resizing the screen.
2008-02-26[965] Don't segfault on INTEL_DEBUG=batch when a surface buffer is NULL.Eric Anholt
2008-02-26[965] remove dead brw_parameter_list_state_flags.Eric Anholt
This was replaced by Mesa core code.
2008-02-25intel: Add missing include file to silence last couple of warnings.Kristian Høgsberg
2008-02-25i965: fix assertion failure caused by commit ↵Xiang, Haihao
dd1d66fc4ab5d7064113a2017a431c3461598b91.
2008-02-22intel: Merge intel_context.c from i915 and i965.Kristian Høgsberg
2008-02-22Merge {i915,i965}/intel_context.h as intel/intel_context.hKristian Høgsberg
2008-02-22Use drm_i915_sarea instead of drmI830Sarea and remove i830_common.hAlan Hourihane
2008-02-19 fix compile for previous commitZou Nan hai
2008-02-19[i965] fix broken glsl texdemo1Zou Nan hai
2008-02-15i965: don't swizzle fogcoord if FogOption is FOG_NONE.Xiang, Haihao
fix #10788 issue on 965.
generated by cgit v1.2.3 (git 2.39.1) at 2024-07-12 10:25:10 +0000