summaryrefslogtreecommitdiff
path: root/src/mesa/drivers/dri/intel/intel_reg.h
AgeCommit message (Expand)Author
2010-12-23i965: Use MI_FLUSH_DW for blt ring flush on sandybridgeZhenyu Wang
2010-09-28i965: sandybridge pipe control workaround before write cache flushZhenyu Wang
2010-06-10i965: Add support for GL_ALPHA framebuffer objects.Eric Anholt
2010-03-18intel: Correct value of S0_VB_OFFSET_MASK to match hardware docs.Ian Romanick
2009-06-04i915: Don't rely on fence regs when we don't have to.Eric Anholt
2008-12-02intel: restore old vertex submit paths for i8xx hardware.Dave Airlie
2008-11-20intel: fix i830 comment + backwards VB offsets.airlied
2008-11-20intel: fix i8xx vbo enable bitairlied
2008-10-28intel: Don't keep intel->pClipRects, and instead just calculate it when needed.Eric Anholt
2008-10-07i965: Add ARB_occlusion_query support.Eric Anholt
2008-08-24Revert "Revert "Merge branch 'drm-gem'""Dave Airlie
2008-08-24Revert "Merge branch 'drm-gem'"Dave Airlie
2008-06-23i915: Convert to using VBs instead of inline prims.Eric Anholt
2008-05-23Emit a flush after the swapbuffers blit, so contents end up on the screen.Eric Anholt
2007-12-20[965] Enable EXT_framebuffer_object.Eric Anholt
2007-11-12i965: correct the opcode of XY_SETUP_BLT_CMD. fix bug #12730Xiang, Haihao
2007-10-04Replace duplicated intel_reg.h with a shared header.Eric Anholt