summaryrefslogtreecommitdiff
path: root/src/mesa/drivers/dri/intel
AgeCommit message (Expand)Author
2010-05-18i965: Revert accidental debug change in 562e2d114ec0cba8Eric Anholt
2010-05-17i965: Add SF program disasm under INTEL_DEBUG=sf.Eric Anholt
2010-05-17intel: Call intel_draw_buffer() again after _mesa_make_current()Kristian Høgsberg
2010-05-14i965: Add program dumping for INTEL_DEBUG=gs.Eric Anholt
2010-05-14i965: Support INTEL_DEBUG=clip to dump the clip program.Eric Anholt
2010-05-14intel: Handle arbitrary compressed formats in intel_compressed_num_bytes.Eric Anholt
2010-05-13intel: Don't update window system renderbuffers on TexImage.Eric Anholt
2010-05-11intel: Don't update renderbuffers in intelSetTexBuffer2 if we have invalidateKristian Høgsberg
2010-05-11intel: Drop viewport hack when we canKristian Høgsberg
2010-05-10intel: Also flush front buffer in glFinish()Kristian Høgsberg
2010-05-10intel: Drop intelFlush()Kristian Høgsberg
2010-05-10intel: Only flush fake front buffer on API level glFlush()Kristian Høgsberg
2010-05-10intel: Don't mark front buffer dirty if we're only readingKristian Høgsberg
2010-05-10intel: Mark frontbuffer dirty in intel_prepare_render()Kristian Høgsberg
2010-05-04i965: When an RB gets a new region, clear the old from the state cache.Eric Anholt
2010-05-04intel: Don't tile textures so small that size is blown up by over 2x.Eric Anholt
2010-05-04intel: Update renderbuffers unconditionally in intelSetTexBuffer2()Kristian Høgsberg
2010-05-04intel: Enable GL_EXT_framebuffer_object for gles2Kristian Høgsberg
2010-05-02Merge branch 'gles2-2'Kristian Høgsberg
2010-04-28intel: Only register ES2 extensions for ES2 contextsKristian Høgsberg
2010-04-28intel: Advertise GLES1/2 for i915+ when enabledKristian Høgsberg
2010-04-28dri: Add DRI entrypoints to create a context for a given APIKristian Høgsberg
2010-04-28dri: Add DRI entrypoints to create a context for a given APIKristian Høgsberg
2010-04-21intel: Add Sandybridge mobile chipset idZhenyu Wang
2010-04-21intel: Clean up chipset name and gen num for IronlakeZhenyu Wang
2010-04-29i965: Fix cube map layouts on Ironlake.Eric Anholt
2010-04-22DRI2: add config query extensionJesse Barnes
2010-04-08intel: Call intel_prepare_render() in intelClear()Li Peng
2010-04-06mesa: Add OES_EGL_image to extension list.Chia-I Wu
2010-03-30intel: Bump intel driver date to later than the date on the 7.8 branchIan Romanick
2010-03-30intel: Remove redundant fields from struct intel_contextKristian Høgsberg
2010-03-30intel: Use fb->Height when flipping read buffer orientationKristian Høgsberg
2010-03-23i965: Stop abusing ctx->NewState flags for storing driver internal changes.Eric Anholt
2010-03-22i965: Add INTEL_DEBUG=glsl_force to force brw_wm_glsl.c.Eric Anholt
2010-03-22intel: Call intel_prepare_render() before looking up regions.Kristian Høgsberg
2010-03-22Merge branch '7.8'Brian Paul
2010-03-18intel: Correct value of S0_VB_OFFSET_MASK to match hardware docs.Ian Romanick
2010-03-18intel: Call _mesa_make_current() after getting initial buffersKristian Høgsberg
2010-03-17intel: Call _mesa_make_current() after getting initial buffersKristian Høgsberg
2010-03-17intel: Replace mt->pitch with mt->region->pitch.Eric Anholt
2010-03-17intel: Return false like other blit failure paths if out of aperture.Eric Anholt
2010-03-17intel: Respect src pitch in _mesa_copy_rect().Eric Anholt
2010-03-17intel: Rely on allocated region pitch for the miptree pitch.Eric Anholt
2010-03-17intel: Assert that the linear blits succeed.Eric Anholt
2010-03-17intel: Remove level_offset now that it's unused.Eric Anholt
2010-03-17intel: Remove extra tiling setting after allocating a tiled region.Eric Anholt
2010-03-17intel: Rename the z24_x8 depth spans to z24_s8 since they do stencil too.Eric Anholt
2010-03-16i965: Fix readpixels from ReadBuffer != DrawBuffer.Eric Anholt
2010-03-16i965: Fix inversion for glCopyPixels to/from FBOs.Eric Anholt
2010-03-16intel: Remove more code for x8z24 visuals, since we only do s8z24.Eric Anholt
generated by cgit v1.2.3 (git 2.39.1) at 2024-11-17 01:46:02 +0000