summaryrefslogtreecommitdiff
path: root/src/mesa/drivers/dri/intel
AgeCommit message (Expand)Author
2009-06-15intel: fix (cosmetic) typo flag used twiceRoland Scheidegger
2009-06-24intel: fix additional merge conflicts missed in previous commitBrian Paul
2009-06-24Merge branch 'mesa_7_5_branch'Brian Paul
2009-06-23i965: Disable texture tiling by default.Eric Anholt
2009-06-23i965: Fix depth-texture Y-tiling detection for sized internal formats.Eric Anholt
2009-06-23i965: Fix packed depth/stencil textures to be Y-tiled as well.Eric Anholt
2009-06-23intel: Bail on blits with non-tile-aligned offsets.Eric Anholt
2009-06-23intel: Avoid trying to do blits to Y tiled regions.Eric Anholt
2009-06-23intel: Fix some potential writes to zero-copy PBOs when used as regions.Eric Anholt
2009-06-23intel: Remove long-unused intel_region_fill and intelEmitFillBlit.Eric Anholt
2009-06-23intel: Refuse to do texture tiling if we don't have the kernel support.Eric Anholt
2009-06-22i965: Fix warnings in intel_pixel_read.c.Eric Anholt
2009-06-22intel: Fix glReadPixels regression since changing context init order.Michel Dänzer
2009-06-19intel: Also get the DRI2 front buffer when doing front buffer reading.Eric Anholt
2009-06-19intel: Update Mesa state before span setup in glReadPixels.Eric Anholt
2009-06-19intel: Move intel_pixel_read.c to shared for use with i965.Eric Anholt
2009-06-19intel: Don't map regions with drm_intel_gem_bo_map_gtt() unless they're tiled.Eric Anholt
2009-06-19intel: Fix other metaops versus GL_COMPILE_AND_EXECUTE dlists.Eric Anholt
2009-06-19intel: Fix glClear behavior versus display lists.Eric Anholt
2009-06-19intel: Do not access pbo's buffer directly when attaching.Chia-I Wu
2009-06-19intel: Data are copied in the wrong direction when breaking COW tie.Chia-I Wu
2009-06-19intel: Fix migration from sys_buffer in intel_bufferobj_buffer.Chia-I Wu
2009-06-11intel: intel_texture_drawpixels() can't handle GL_DEPTH_STENCIL.Michel Dänzer
2009-06-09i915: Add an option for testing the effect of early Z in classic mode.Eric Anholt
2009-06-09intel: Remove an unneeded hunk that slipped in with texture tiling.Eric Anholt
2009-06-09intel: Base tri clearing depth on Y tiling, not IS_I965().Eric Anholt
2009-06-09intel: Fix intel_region_unmap to do unmap, not map.Eric Anholt
2009-06-09i965: added intelFlush() call in intel_get_tex_image()Brian Paul
2009-06-09intel: use GLboolean, not int, for compressed parameterBrian Paul
2009-06-09intel: make a bunch of glTexImage-related functions staticBrian Paul
2009-06-09intel: whitespace clean-upsBrian Paul
2009-06-09intel: remove extra \n from warning stringBrian Paul
2009-06-04intel: Add support for tiled textures.Eric Anholt
2009-06-04i915: Don't rely on fence regs when we don't have to.Eric Anholt
2009-06-02intel: Clip to window after calling Driver.TexImage2DIan Romanick
2009-06-02intel: Clip to window after calling Driver.TexImage2DIan Romanick
2009-06-02i915: Don't put VBOs in graphics memory unless required for an operation.Eric Anholt
2009-05-26i915: Fall back on NPOT textured metaops on 830-class.Eric Anholt
2009-05-26intel: Override MaxRenderbufferSize with hardware constraintsChris Wilson
2009-05-21intel: Fall back on any rendering to texture with no miptree.Eric Anholt
2009-05-21intel: Mark the FBO as incomplete if there's no intel_renderbuffer for it.Eric Anholt
2009-05-21intel: Don't segfault on glGenerateMipmaps of a cube map with one face defined.Eric Anholt
2009-05-21intel: Use _mesa_CheckFramebufferStatusEXT insteaad of glCheck...Eric Anholt
2009-05-15intel: Don't complain on falling back from PBO fastpaths.Eric Anholt
2009-05-15i915: Use Stencil.Enabled instead of Stencil._Enabled in DrawBuffers.Eric Anholt
2009-05-14intel: Use FRONT_AND_BACK for StencilOp as well.Eric Anholt
2009-05-14intel: Use GL_FRONT_AND_BACK for stencil clearing.Eric Anholt
2009-05-14i965: send all warnings through _mesa_warning()Robert Ellison
2009-05-13Merge branch 'mesa_7_5_branch'Brian Paul
2009-05-13intel: added null ptr checkBrian Paul
generated by cgit v1.2.3 (git 2.39.1) at 2024-07-02 15:15:44 +0000