summaryrefslogtreecommitdiff
path: root/src/mesa/drivers/dri/intel
AgeCommit message (Collapse)Author
2011-01-03intel: Handle forced swrast clears before other clear bits.Eric Anholt
Fixes a potential segfault on a non-native depthbuffer, and possible accidental swrast fallback on extra color buffers.
2010-12-27i965: Internally enable GL_NV_blend_square on ES2.Kenneth Graunke
Hopefully should fix bug #32520.
2010-12-25intel: Only do frame throttling at glFlush time when using frontbuffer.Eric Anholt
This is the hack for input interactivity of frontbuffer rendering (like we do for backbuffer at intelDRI2Flush()) by waiting for the n-2 frame to complete before starting a new one. However, for an application doing multiple contexts or regular rebinding of a single context, this would end up lockstepping the CPU to the GPU because every unbind was considered the end of a frame. Improves WOW performance on my Ironlake by 48.8% (+/- 2.3%, n=5)
2010-12-23intel: Remove unnecessary headers.Vinson Lee
2010-12-23i965: Use MI_FLUSH_DW for blt ring flush on sandybridgeZhenyu Wang
Old MI_FLUSH command is deprecated on sandybridge blt.
2010-12-21intel: Check for unsupported texture when finishing using as a render targetChris Wilson
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=32541 Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
2010-12-16intel: Support glCopyTexImage() from XRGB8888 to ARGB8888.Eric Anholt
The only mismatch between the two is that we have to clear the destination's alpha to 1.0. Fixes WOW performance on my Ironlake, from a few frames a second to almost playable.
2010-12-16intel: Try to sanely check that formats match for CopyTexImage.Eric Anholt
Before, we were going off of a couple of known (hopeful) matches between internalFormats and the cpp of the read buffer. Instead, we can now just look at the gl_format of the two to see if they match. We should avoid bad blits that might have been possible before, but also allow different internalFormats to work without having to enumerate each one.
2010-12-16intel: Drop commented intel_flush from copy_teximage.Eric Anholt
The blit that follows appears in the command stream so it's serialized with previous rendering. Any queued vertices in the tnl layer were already flushed up in mesa/main/.
2010-12-16intel: Update renderbuffers before looking up CopyTexImage's read buffer.Eric Anholt
Not fixing a particular bug, just noticed by code inspection.
2010-12-13i965: Add support for using the BLT ring on gen6.Eric Anholt
2010-12-13intel: Include stdbool so we can stop using GLboolean when we want to.Eric Anholt
This requires shuffling the driconf XML macros around, since they use true and false tokens expecting them to not get expanded to anything.
2010-12-10intel: Just use ChooseTextureFormat for renderbuffer format choice.Eric Anholt
One less place to forget to put your new MESA_FORMAT support in.
2010-12-10intel: Add a couple of helper functions to reduce rb code duplication.Eric Anholt
2010-12-10intel: Add spans code for the ARB_texture_rg support.Eric Anholt
This starts spantmp2.h down the path of using MESA_FORMAT_* for specifying the format instead of the crazy GL format/type combo.
2010-12-09intel: Use plain R8 and RG8 for COMPRESSED_RED and COMPRESSED_RG.Eric Anholt
Fixes texture-rg.
2010-12-06i965: Remove INTEL_DEBUG=glsl_force now that there's no brw_wm_glsl.cEric Anholt
2010-12-04intel: Add an env var override to execute for a different GPU revision.Eric Anholt
Sometimes I'm on the train and want to just read what's generated under INTEL_DEBUG=vs,wm for some code on another generation. Or, for the next gen enablement we'll want to dump aub files before we have the actual hardware. This will let us do that.
2010-11-23i915: Disallow alpha, red, RG, and sRGB as render targetsIan Romanick
Fixes bugzilla #31832 NOTE: This is a candidate for the 7.9 branch.
2010-11-20intel: Remove unnecessary header.Vinson Lee
2010-11-18mesa: pass gl_format to _mesa_init_teximage_fields()Brian Paul
This should prevent the field going unset in the future. See bug http://bugs.freedesktop.org/show_bug.cgi?id=31544 for background. Also remove unneeded calls to clear_teximage_fields(). Finally, call _mesa_set_fetch_functions() from the _mesa_init_teximage_fields() function so callers have one less thing to worry about.
2010-11-10intel: Add a new B43 pci id.Robert Hooker
Signed-off-by: Robert Hooker <robert.hooker@canonical.com>
2010-11-09intel: Add assert check for blitting alignment.Peter Clifton
Also fixup code comment to reflect that the GPU requires DWORD alignment, but in this case does not actually pass the value "in DWORDs" as I previously stated.
2010-11-09Revert "intel: Fix the client-side swapbuffers throttling."Eric Anholt
This reverts commit 76360d6abc9e0195bc5c373101ae616e68b2e6e6. On second thought, it turned out that sync objects also used the wait_rendering API like this, and would need the same treatment, and so wait_rendering itself is fixed in libdrm now.
2010-11-09intel: Fix the client-side swapbuffers throttling.Eric Anholt
We were asking for a wait to GTT read (all GPU rendering to it complete), instead of asking for all GPU reading from it to be complete. Prevents swapbuffers-based apps from running away with rendering, and produces a better input experience.
2010-11-08intel: Fix emit_linear_blit to use DWORD aligned width blitsPeter Clifton
The width of the 2D blits used to copy the data is defined as a 16-bit signed integer, but the pitch must be DWORD aligned. Limit to an integral number of DWORDs, (1 << 15 - 4) rather than (1 << 15 -1). Fixes corruption to data uploaded with glBufferSubData. Signed-off-by: Peter Clifton <pcjc2@cam.ac.uk>
2010-11-03intel: Remove leftover dri1 locking fields in the context.Eric Anholt
2010-11-03intel: Remove duplicated teximage miptree to object miptree promotion.Eric Anholt
intel_finalize_mipmap_tree() does this optimization too, just more aggressively.
2010-11-03intel: Avoid taking logbase2 of several things that we max.Eric Anholt
logbase2(max(width, height, depth)) == max(logbase2(width), logbase2(height), logbase2(depth)), but in 60 bytes less code.
2010-11-03intel: Remove the magic unaligned memcpy code.Eric Anholt
In testing on Ironlake, the histogram of clocks/pixel results for the system memcpy and magic unaligned memcpy show no noticeable difference (and no statistically significant difference with the 5510 samples taken, though the stddev is large due to what looks like the cache effects from the different texture sizes used).
2010-11-03intel: Annotate debug printout checks with unlikely().Eric Anholt
This provides the optimizer with hints about code hotness, which we're quite certain about for debug printouts (or, rather, while we developers often hit the checks for debug printouts, we don't care about performance while doing so).
2010-11-02intel: For batch, use GTT mapping instead of writing to a malloc and copying.Eric Anholt
No measurable performance difference on cairo-perf-trace, but simplifies the code and should have cache benefit in general.
2010-10-27intel: Enable GL_EXT_separate_shader_objects in Intel driversIan Romanick
2010-10-18i965: Avoid blits in BufferCopySubdata on gen6.Eric Anholt
Fixes glean/bufferObject.
2010-10-18i965: Fix assertion failure on gen6 BufferSubData to busy BO.Eric Anholt
Fixes fbo-blit and probably several other tests.
2010-10-13Drop GLcontext typedef and use struct gl_context insteadKristian Høgsberg
2010-10-13Rename GLvisual and __GLcontextModes to struct gl_configKristian Høgsberg
2010-10-12intel: Allow CopyTexSubImage to InternalFormat 3/4 textures, like RGB/RGBA.Eric Anholt
The format selection of the CopyTexSubImage is pretty bogus still, but this at least avoids software fallbacks in nexuiz, bringing performance from 7.5fps to 12.8fps on my machine.
2010-10-11intel_extensions: Add ability to set GLSL version via environmentChad Versace
Add ability to set the GLSL version used by the GLcontext by setting the environment variable INTEL_GLSL_VERSION. For example, env INTEL_GLSL_VERSION=130 prog args If the environment variable is missing, the GLSL versions defaults to 120. Reviewed-by: Ian Romanick <ian.d.romanick@intel.com>
2010-10-08intel: Enable GL_ARB_explicit_attrib_locationIan Romanick
2010-10-07gles2: Add GL_EXT_texture_format_BGRA8888 supportKristian Høgsberg
2010-10-01i965: Enable GL_ARB_texture_rgIan Romanick
2010-09-30i965: Update renderer strings for sandybridgeAdam Jackson
Signed-off-by: Adam Jackson <ajax@redhat.com>
2010-09-30dri/intel: remove duplicated includeNicolas Kaiser
Remove duplicated include. Signed-off-by: Brian Paul <brianp@vmware.com>
2010-09-30i965: always set tiling for fbo depth buffer on sandybridgeZhenyu Wang
Sandybridge requires depth buffer must be tiling. Fix 'fbo_firecube' demo.
2010-09-28i965: fallback bitmap operation on sandybridgeZhenyu Wang
Need to bring back correct fb write with header to set pixel write mask. Fallback for now.
2010-09-28i965: only allow SIMD8 kernel on sandybridge nowZhenyu Wang
Until we fixed SIMD16 kernel, force to SIMD8 on sandybridge now.
2010-09-28i965: sandybridge pipe control workaround before write cache flushZhenyu Wang
Must issue a pipe control with any non-zero post sync op before write cache flush = 1 pipe control.
2010-09-28i965: Add all device ids for sandybridgeZhenyu Wang
2010-09-27Remove unnescessary initializations of UpdateTexturePaletteIan Romanick
This is already NULL'ed in _mesa_init_driver_functions.
generated by cgit v1.2.3 (git 2.39.1) at 2025-01-06 13:05:08 +0000