summaryrefslogtreecommitdiff
path: root/src/mesa/drivers/dri/r300
AgeCommit message (Collapse)Author
2008-05-02r500: setup fragment program constant emission atomDave Airlie
2008-05-02r300: this code really shouldn't be here.Dave Airlie
For R500 just ignore it for now while I do something interesting like run glxgears.
2008-05-02mesa: cleanup state emission and rs for r500Dave Airlie
trivial clear app now renders
2008-05-02r500 RS unit setupDave Airlie
2008-05-02more r500 vs r300 kickinDave Airlie
2008-05-02some basic r500 portageDave Airlie
2008-05-02r500: fragprogDave Airlie
2008-04-24enable GL_EXT_multi_draw_arrays (see bug 15670)Pierre Beyssac
2008-04-07r300: Fix r300VAPInputRoute{0,1} for big endian platforms.Michel Dänzer
2008-03-31DRI interface changes and DRI2 direct rendering support.Kristian Høgsberg
Add DRI2 direct rendering support to libGL and add DRI2 client side protocol code. Extend the GLX 1.3 create drawable functions in glx_pbuffer.c to call into the DRI driver when possible. Introduce __DRIconfig, opaque struct that represents a DRI driver configuration. Get's rid of the open coded __GLcontextModes in the DRI driver interface and the context modes create and destroy functions that the loader was requires to provide. glcore.h is no longer part of the DRI driver interface. The DRI config is GL binding agnostic, that is, not specific to GLX, EGL or other bindings. The core API is now also an extension, and the driver exports a list of extensions as the symbol __driDriverExtensions, which the loader must dlsym() for. The list of extension will always include the DRI core extension, which allows creating and manipulating DRI screens, drawables and contexts. The DRI legacy extension, when available, provides alternative entry points for creating the DRI objects that work with the XF86DRI infrastructure. Change DRI2 client code to not use drm drawables or contexts. We never used drm_drawable_t's and the only use for drm_context_t was as a unique identifier when taking the lock. We now just allocate a unique lock ID out of the DRILock sarea block. Once we get rid of the lock entirely, we can drop this hack. Change the interface between dri_util.c and the drivers, so that the drivers now export the DriverAPI struct as driDriverAPI instead of the InitScreen entry point. This lets us avoid dlsym()'ing for the DRI2 init screen function to see if DRI2 is supported by the driver.
2008-03-30r300: Copy-and-paste error from the vertex program branch.Markus Amsler
2008-03-30r300: Take PROGRAM_CONSTANT into account.Markus Amsler
This bug was introduced by commit 978145a075255ae153ee05c2a037400e61558079.
2008-03-29Merge branch 'r300-vertprog-branch' of ssh://people.freedesktop.org/~z3ro/mesaOliver McFadden
2008-03-28r300: finish conversion of RS_INST regsDave Airlie
2008-03-28r300: move to using RS_INST namesDave Airlie
2008-03-26r300: Indented the vertex program code...Oliver McFadden
2008-03-26r300: Cleaned up the default vertex program code with longer lines.Oliver McFadden
2008-03-26r300: Removed the last of the duplicate vertex program macros.Oliver McFadden
2008-03-26r300: Added Copyright lines to the vertex program code.Oliver McFadden
2008-03-26r300: Renamed the Mesa opcode translation functions.Oliver McFadden
2008-03-26r300: Renamed the destination-and-opcode/source macros to more appropriate ↵Oliver McFadden
names.
2008-03-24R300: fix typo r300 fog regAlex Deucher
Noticed by pzad on IRC
2008-03-24r300: Merged the constant zero/one source macros.Oliver McFadden
2008-03-24r300: Merged the Vector and Math Engine opcode macros.Oliver McFadden
2008-03-17r300: Simplify r300VAPInputRoute1.Markus Amsler
2008-03-17r300: Simplify r300VAPInputRoute0, check for valid input.Markus Amsler
2008-03-04r300: replace some hard coded mask by define in stencil areaChristoph Brill
2008-03-04r300: Fix some issues with masks in stencil buffer areaChristoph Brill
2008-03-02r300: Corrected a bug with the SUB instruction.Oliver McFadden
2008-03-02r300: Corrected a bug with the MAD instruction.Oliver McFadden
The PVS_VECTOR_OPCODE macro should be modified to support macro instructions, too.
2008-03-01r300: Added the PVS_SRC_OPERAND documentation from AMD.Oliver McFadden
2008-03-01r300: Added the PVS_OP_DST_OPERAND documentation from AMD.Oliver McFadden
2008-03-01r300: Added a TODO comment for registers missing from AMD's documentation.Oliver McFadden
2008-03-01r300: Moved the vertex program shift/mask defines into the appropriate file.Oliver McFadden
2008-03-01r300: Indented the vertex program code with longer lines.Oliver McFadden
2008-03-01r300: Moved the PREFER_DP4 define near the position invariant function.Oliver McFadden
2008-03-01r300: Added a TODO comment for the MAD opcodes.Oliver McFadden
2008-03-01r300: Use the VE_ADD hardware opcode for the SUB opcode.Oliver McFadden
2008-03-01r300: Use the VE_MULTIPLY hardware opcode for the MUL opcode.Oliver McFadden
2008-03-01r300: Cleaned up the XPD opcode temporary register usage.Oliver McFadden
2008-03-01r300: Cleaned up extra white space.Oliver McFadden
2008-03-01r300: Prefer to use the VE_ADD for simple MOV style opcodes.Oliver McFadden
The VE_MULTIPLY_ADD has further restrictions on reading temporary memory which may complicate things. See AMD's documentation.
2008-03-01r300: Removed the (undocumented) MAD_2 opcode.Oliver McFadden
This opcode is likely a mistake from reverse engineering. MAD_2 isn't included in AMD's documentation, and my testing reviles there is no problem using the documented MAD opcode.
2008-03-01r300: Cleaned up the MAD/MAD_2 opcode selection.Oliver McFadden
2008-03-01r300: Renamed some misleading macro arguments.Oliver McFadden
2008-03-01r300: Cleaned up the vertex program macros.Oliver McFadden
2008-03-01r300: Removed duplicate component selection defines.Oliver McFadden
2008-03-01r300: Removed duplicate source register class defines.Oliver McFadden
2008-03-01r300: Renamed the vertex program source register macro.Oliver McFadden
2008-03-01r300: Removed the (obsolete) special source register macros.Oliver McFadden
generated by cgit v1.2.3 (git 2.39.1) at 2024-11-03 23:09:12 +0000