summaryrefslogtreecommitdiff
path: root/src/mesa/drivers/dri/r600/r600_context.c
AgeCommit message (Collapse)Author
2010-03-12r100/r200/r300/r300: only enable accelerated pixel ops with kmsAlex Deucher
fixes fdo bug 27043
2010-03-09radeon/r200/r300/r600: add is_format_renderable functionMaciej Cencora
2010-03-08r600: enable GL_ARB_pixel_buffer_objectAlex Deucher
2010-03-03radeon/r200/r300/r600: add check_blit vtbl functionAlex Deucher
Check if the native blit formats are supported, if not, attempt to use an alternate format. Skip 3, >4 bpp as per comments from mcencora on irc. Signed-off-by: Alex Deucher <alexdeucher@gmail.com>
2010-02-26r600: enable OQ on rv740 on drms with working pipe configAlex Deucher
2010-02-10radeon: Define EXT_framebuffer_object constants to match hw.Pauli Nieminen
This hides the assertion failure in glean/fbo test. Underlying problem when same texture is set twice to different attachments will cause assertion.
2010-02-07r100/r200/r300/r600: Set MaxCombinedTextureImageunits.Pauli Nieminen
Fixes glActiveTexture to set GL_INVALID_ENUM when trying to activate texture unit that is not available. piglit test case general/texunit passes now.
2010-01-30r600: Remove unnecessary headers.Vinson Lee
2010-01-27r600: fix warningAlex Deucher
2010-01-27r600: rv670 support 8 tex instructions just like other r6xxAlex Deucher
also clarify some other const values.
2010-01-27r600: increase max texture units to 16Andre Maasikas
2010-01-19radeon/r300/r600: share common glCopyTex(Sub)Image codeMaciej Cencora
2010-01-15r600: add initial blit supportAndre Maasikas
2010-01-05Merge branch 'remove-intel-dri1'Kristian Høgsberg
* remove-intel-dri1: intel: intelScreenContext() is no longer used intel: Remove remaining dri2.enabled tests intel: Drop more cliprect bookkeeping intel: Remove struct intel_framebuffer intel: Remove client-side vblank code intel: Drop intelWindowMoved() intel: Drop batchbuffer cliprect_mode tracking intel: Drop DRI1 static regions intel: Use depth buffer from ctx.DrawBuffer in copypix_src_region() intel: Drop LOCK/UNLOCK_HARDWARE() intel: Drop DRI1 SwapBuffer implementation intel: Drop DRI1 CopySubBuffer implementation intel: Drop DRI1 support Push __driDriverExtensions out of dri_util.c and into the drivers Remove leftover __DRI{screen,drawable,context}Private references Check for libdrm_$chipset.pc when needed
2010-01-05r600: support depth compare functions & shadow_ambientAndre Maasikas
2010-01-04Remove leftover __DRI{screen,drawable,context}Private referencesKristian Høgsberg
As part of the DRI driver interface rewrite I merged __DRIscreenPrivate and __DRIscreen, and likewise for __DRIdrawablePrivate and __DRIcontextPrivate. I left typedefs in place though, to avoid renaming all the *Private use internal to the driver. That was probably a mistake, and it turns out a one-line find+sed combo can do the mass rename. Better late than never.
2009-12-18r600 : enable gl2, set R600_ENABLE_GLSL_TEST by default.Richard Li
2009-12-16r600 : clean a bit to prepare to enable gl2.Richard Li
2009-11-25r600: add ARB_texture_non_power_of_two support.Dave Airlie
This makes the miptree rounds up to the near POT for each level for all radeons, however since mipmaps aren't support with NPOT on previous radeons this calculation shouldn't cause any problems. If it does we can just make it r600 only. I tested a few mipmap demos on r500 and they all seem to work. Signed-off-by: Dave Airlie <airlied@redhat.com>
2009-11-20r600 : eliminate Wondows line ending for test code.Richard Li
2009-11-19r600 : Clean up a bit test code mess.Richard Li
2009-11-19r600 : check in shader code test enable flag: if flagRichard Li
R600_ENABLE_GLSL_TEST defined, IL shader code will goto r600 assembler. The test base is /mesa/progs/glsl/brick, and changes shader code in CH06-brick.frag/vert to test different logic op combination. (if,else,while,function,...). The stack depth code is not in yet, so it is hard coded now. So complex code would not run (such as things like 8 loops embeded loop in loop).
2009-10-29r600: Add support for ARB_depth_clampAlex Deucher
2009-10-28r600: add occlusion query supportAlex Deucher
Based on initial patch from Stephan Schmid <stephan_2303@gmx.de>. Basic idea is to dump the zpass count at the start and end of the query and subtract to get the total number of visible fragments. HW writes alternating qwords for up to 4 DBs. On the first pass, we start at buffer address + 0; on the second pass, we start at buffer address + 8 (bytes). The resulting buffer at the end of the query looks like: qw[0]: db0 start qw[1]: db0 end ... qw[6]: db3 start qw[7]: db3 end The MSB of each qword is the valid bit and the lower 63 bits are the zpass count for that DB. OQ on RV740 is disabled at the moment as it only seems to report results for half of its DBs. This needs further investigation. Signed-off-by: Alex Deucher <alexdeucher@gmail.com>
2009-10-23mesa: Enable remap table in core.Chia-I Wu
This enables the remap table in core. driInitExtensions is adapted to use the remap table. All uses of extension_helper.h are replaced by remap_helper.h. The chicken-egg problem of the DRI drivers is also solved. It is now also possible to pass NULL extensions to driInitExtensions. It will cause driInitExtensions to map all known functions. This functionality is used by software drivers and EGL_i915. Signed-off-by: Chia-I Wu <olvaffe@gmail.com>
2009-10-23r600: remove old tnl pipelineAlex Deucher
2009-10-23r600: clean up context creationAlex Deucher
Make it more consistent with other radeon drivers.
2009-10-14r600: enable EXT_vertex_array_bgra extensionsAlex Deucher
2009-09-22r600 : add draw_prim support, make up one lost change.Richard Li
2009-09-22r600 : add draw_prim support.Richard Li
2009-09-21r600: fix typo in the last commitAlex Deucher
128 gprs, 256 reg-based consts
2009-09-21r600: various cleanupsAlex Deucher
- max texture size is 8k, but mesa doesn't support that at the moment. - attempt to set shader limits to what the hw actually supports - clean up some old r300 cruft - no need to explicitly disable irqs. This is fixed in the drm now. Signed-off-by: Alex Deucher <alexdeucher@gmail.com>
2009-09-16radeon: cleanup compile defines mess.Dave Airlie
I inherited this and really it stayed around far too long, make it nice and simple.
2009-09-04r600: add support for EXT_texture_sRGBAlex Deucher
2009-09-04r600: Add support for GL_EXT_provoking_vertexAlex Deucher
2009-08-31r600: Convert to shared debug code and add a few new debug messages.Pauli Nieminen
There is only a few functions that have debugging enabled now.
2009-08-24r600: fix state emit sizesAlex Deucher
2009-08-23r600: always emit CB baseAlex Deucher
Not doing so seems to cause lock-ups or rendering problems on some chips. I think there is an logic issue related to CB and VGT on some chips. We ran into similar issues in r600_demo IIRC.
2009-08-22r600: move full state to radeon state atomsAlex Deucher
2009-08-20r600: split state emit into block specific functionsAlex Deucher
We probably want to go finer grained eventually, but this is a good start.
2009-08-12r600: clean up Create/DestroyContextAlex Deucher
2009-07-21R600: fix up some build problemsAlex Deucher
2009-07-06R6xx/r7xx: first pass at texture supportAlex Deucher
texture bo setup isn't quite working yet
2009-05-29get rid of chip_object structAlex Deucher
2009-05-29more cleanupAlex Deucher
2009-05-29more cleanupAlex Deucher
2009-05-29more cleanupAlex Deucher
2009-05-29remove more old r300 bitsAlex Deucher
2009-05-29more cleanupAlex Deucher
2009-05-29Remove unused functionsAlex Deucher