summaryrefslogtreecommitdiff
path: root/src/mesa/drivers/dri/radeon
AgeCommit message (Collapse)Author
2010-11-22r600c: add Ontario Fusion APU supportAlex Deucher
Signed-off-by: Alex Deucher <alexdeucher@gmail.com>
2010-11-18mesa: pass gl_format to _mesa_init_teximage_fields()Brian Paul
This should prevent the field going unset in the future. See bug http://bugs.freedesktop.org/show_bug.cgi?id=31544 for background. Also remove unneeded calls to clear_teximage_fields(). Finally, call _mesa_set_fetch_functions() from the _mesa_init_teximage_fields() function so callers have one less thing to worry about.
2010-11-17r600c/evergreen: texture align is group_bytes just like 6xx/7xxAlex Deucher
Default group bytes to 512 on evergreen. Don't query tiling config yet for evergreen, the current info returned is not adequate for evergreen (no way to get bank info).
2010-11-15radeon: set gl_texture_image::TexFormat field in radeonSetTexBuffer2()Brian Paul
See https://bugs.freedesktop.org/show_bug.cgi?id=31544 Note: this is a candidate for the 7.9 branch
2010-11-15radeon: fix potential segfault in renderbuffer updateDaniel Lichtenberger
Fixes: https://bugs.freedesktop.org/show_bug.cgi?id=31617 Signed-off-by: Alex Deucher <alexdeucher@gmail.com>
2010-11-08radeon: Implement GL_OES_EGL_imageJohann Rudloff
agd5f: add support to radeon/r200/r300 as well
2010-11-08radeon: Implement __DRI_IMAGE and EGL_MESA_image_drmJohann Rudloff
2010-11-08radeon: Implement EGL_MESA_no_surface_extensionJohann Rudloff
2010-11-08r600c: properly align mipmaps to group sizeAlex Deucher
fixes: https://bugs.freedesktop.org/show_bug.cgi?id=31400
2010-10-27r100: revalidate after radeon_update_renderbuffersAlex Deucher
This is a port of 603741a86df0e43c0b52e8c202a35c7fe2fc1d9c to r100. Signed-off-by: Alex Deucher <alexdeucher@gmail.com>
2010-10-13Drop GLcontext typedef and use struct gl_context insteadKristian Høgsberg
2010-10-13Drop GLframebuffer typedef and just use struct gl_framebufferKristian Høgsberg
2010-10-13Rename GLvisual and __GLcontextModes to struct gl_configKristian Høgsberg
2010-10-11r200: revalidate after radeon_update_renderbuffersDaniel Vetter
By calling radeon_draw_buffers (which sets the necessary flags in radeon->NewGLState) and revalidating if NewGLState is non-zero in r200TclPrimitive. This fixes an assert in libdrm (the color-/ depthbuffer was changed but not yet validated) and and stops the kernel cs checker from complaining about them (when they're too small). Thanks to Mario Kleiner for the hint to call radeon_draw_buffer (instead of my half-broken hack). v2: Also fix the swtcl r200 path. Cc: Mario Kleiner <mario.kleiner@tuebingen.mpg.de> Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
2010-09-30dri/radeon: remove duplicated includesNicolas Kaiser
Remove duplicated includes. Signed-off-by: Brian Paul <brianp@vmware.com>
2010-09-27mesa: Force GL_SGIS_generate_mipmap to always be enabledIan Romanick
As per discussions at XDS.
2010-09-24r600c: fix mipmap stride on evergreenAlex Deucher
taken from Dave's r600g fix
2010-09-23radeon: Remove copied minimum pitch alignment code.Eric Anholt
This is already covered by radeon_mipmap_tree.c, and my convolution cleanups broke in the presence of this code. Thanks to Marek Olšák for tracking down the relevant miptree code for me.
2010-09-23mesa: Remove EXT_convolution.Eric Anholt
More optional code.
2010-09-10r600c: add OQ support for evergreenAlex Deucher
2010-09-08dri: Unset current context and dispatch table when unbindingKristian Høgsberg
Otherwise, when we switch to an indirect glx context and then back, it looks like we're still current. https://bugs.freedesktop.org/show_bug.cgi?id=29977#c7 Signed-off-by: Kristian Høgsberg <krh@bitplanet.net>
2010-09-05radeon: Add radeon_buffer_objects.c.Henri Verbeet
2010-09-05radeon: Make do_blit_readpixels() into a PBO work.Henri Verbeet
2010-09-01r600: cube mipmap levels are aligned to 8 faces only starting from r7xxAndre Maasikas
2010-08-23radeon: print chip family for evergreen in renderer stringAlex Deucher
2010-08-20evergreen : initial support driver code.richard
2010-08-16dri/radeon: test for FEATURE definesnobled
'struct dd_function_table' only conditionally contains the function pointer NewFramebuffer and friends based on FEATURE_EXT_framebuffer_* defines. (See src/mesa/main/dd.h) Fixes the build when the features are disabled and the vfuncs don't exist.
2010-08-09radeon: Use MESA_FORMAT_SARGB8 for sRGB formatsHenri Verbeet
This can be supported on r600 without using the endian swapper, and is a better fit for (typical) uploads using GL_BGRA, GL_UNSIGNED_INT_8_8_8_8_REV anyway.
2010-08-09radeon: fix npot mipmap alignment on r600Andre Maasikas
seems it got lost in commit 0d383547 have no earlier radeons to test, but npot mipmaps were not supported there?
2010-08-07dri: Add missing header m_xform.h.Vinson Lee
This is a follow-up patch to commit f4511c4835879090ce7e6afe3ac26b98fb91899a. Files that include tnl_dd/t_dd_dmatmp.h now need to also include m_xform.h as t_context.h no longer includes it.
2010-08-07r300c: do not advertise half float vertex on RV3xx, RS4xx, RC4xxMarek Olšák
Fixes a hardlock. NOTE: this is a candidate for the 7.8 branch, provided the half float vertex is really implemented there.
2010-08-05r600c: tiling require drm 2.6.0, not 2.5.0Alex Deucher
2010-08-05r600: add support for getting the tiling config via drm ioctl (v2)Alex Deucher
Needed for the the 2D tiling span functions. v2: rebase on new kernel, mesa changes Signed-off-by: Alex Deucher <alexdeucher@gmail.com>
2010-08-05r600: add span support for 2D tilingAlex Deucher
Requires tiling config ioctl support from the drm to use. kms only. Signed-off-by: Alex Deucher <alexdeucher@gmail.com>
2010-08-02radeon: Add DRI2 flush extension support, so we synchronize properly.Mario Kleiner
When a DRI2 swap buffer is pending we need to make sure we have the flush extension so radeon doesn't resume rendering to or reading from the not yet blitted front buffer. This fixes: https://bugs.freedesktop.org/show_bug.cgi?id=28341 https://bugs.freedesktop.org/show_bug.cgi?id=28410 Signed-off-by: Jerome Glisse <jglisse@redhat.com> Signed-off-by: Mario Kleiner <mario.kleiner@tuebingen.mpg.de>
2010-08-02Revert "radeon: Add DRI2 flush extension to so we synchronize properly."Jerome Glisse
This reverts commit 8446f257b3e3ca4a3eb2c79bc357e46343e04e87.
2010-08-02radeon: Add DRI2 flush extension to so we synchronize properly.Mario Kleiner
When DRI2 swap buffer is pending (copy buffer not pageflipping) we need to make sure we have the flush extension so radeon doesn't resume rendering on the not yet blitted front buffer. Modified version of Jerome's patch to add flush extension in the correct place. This prepares a possible fix for: https://bugs.freedesktop.org/show_bug.cgi?id=28341 https://bugs.freedesktop.org/show_bug.cgi?id=28410 Signed-off-by: Jerome Glisse <jglisse@redhat.com> Signed-off-by: Mario Kleiner <mario.kleiner@tuebingen.mpg.de>
2010-07-20radeon: Remove unnecessary header.Vinson Lee
2010-07-19glx: Remove support for MESA_swap_frame_usageKristian Høgsberg
The extension never worked, the implementation returns GLX_BAD_CONTEXT when enabling the frame tracking.
2010-07-19glx: Drop support for GLX_MESA_allocate_memoryKristian Høgsberg
Only r200 implemented it.
2010-07-15radeon: Also flush if it's not the current context that's being destroyed.Henri Verbeet
This avoids calling radeonFlush() during context destruction, when ctx->DrawBuffer would be NULL. NOTE: This is a candidate for the 7.8 branch.
2010-07-15radeon: allow driconf vblank settings with dri2Alex Deucher
fixes: https://bugs.freedesktop.org/show_bug.cgi?id=28771 NOTE: This is a candidate for the 7.8 branch.
2010-07-12radeon: fix some wine d3d9 testsMaciej Cencora
Need to flush command stream before mapping texture image that is referenced by current cs. Candidate for 7.8 branch. Signed-off-by: Maciej Cencora <m.cencora@gmail.com>
2010-07-11radeon: lower texture memory consumption is some casesMaciej Cencora
When searching for valid miptree check images in range of [BaseLeve, MaxLevel] not [MinLod, MaxLoad]. Prevents unnecessary miptree allocations in cases when during every rendering operation different texture image level was selected using MIN_LOD = MAX_LOD = level (for every level new miptree for whole texture was allocated). Candidate for 7.8 branch. Signed-off-by: Maciej Cencora <m.cencora@gmail.com>
2010-07-11radeon: fix teximage migration failure in rare caseMaciej Cencora
Always store selected miptree in texObj->mt so get_base_teximage_offset returns correct data. Found with piglit/mipmap-setup. Candidate for 7.8 branch. Signed-off-by: Maciej Cencora <m.cencora@gmail.com>
2010-06-19Revert "Fix image_matches_texture_obj() MaxLevel check"Will Dyson
This reverts commit a9ee95651131e27d5acf3d10909b5b7e5c8d3e92. It was based on a failure to understand how ther driver allocates memory, and causes a regression with Celestia. Set MaxLevel to dstLevel before allocating new mipmap level. The radeon driver will fail to allocate space for a new level that is outside of BaseLevel..MaxLevel. Set MaxLevel before allocating. Signed-off-by: Maciej Cencora <m.cencora@gmail.com>
2010-05-26Enable hardware mipmap generation for radeon.Will Dyson
Use _mesa_meta_GenerateMipmap. It is Fast Enough(tm). Signed-off-by: Maciej Cencora <m.cencora@gmail.com> Signed-off-by: Alex Deucher <alexdeucher@gmail.com>
2010-05-26Fix image_matches_texture_obj() MaxLevel checkWill Dyson
When generating or uploading a new (higher) mipmap level for an image, we can need to allocate a miptree for a level greater than texObj->MaxLevel. Signed-off-by: Maciej Cencora <m.cencora@gmail.com> Signed-off-by: Alex Deucher <alexdeucher@gmail.com>
2010-05-26Fallback to software render if there is no miptree for an imageWill Dyson
This can happen when checking if a software fallback for a higher level operation (such as GenerateMipmap) is needed. Signed-off-by: Maciej Cencora <m.cencora@gmail.com> Signed-off-by: Alex Deucher <alexdeucher@gmail.com>
2010-05-02Merge branch 'gles2-2'Kristian Høgsberg
Conflicts: src/mesa/drivers/dri/common/dri_util.h
generated by cgit v1.2.3 (git 2.39.1) at 2024-06-30 03:35:42 +0000