summaryrefslogtreecommitdiff
path: root/src/mesa/drivers/dri
AgeCommit message (Expand)Author
2008-07-23intel: Add a little span cache to spead up readpixels by cutting syscalls.Eric Anholt
2008-07-23intel-gem: Use pread/pwrite for span access.Eric Anholt
2008-07-23intel: improve 2d batchbuffer debug output.Eric Anholt
2008-07-23intel: Fix CopyTexSubImage's src tiling arg for the blit.Eric Anholt
2008-07-23intel: move renderbuffer mapping to separate functions.Eric Anholt
2008-07-18intel-gem: Bump driver dateIan Romanick
2008-07-16Remove redundant initalization of MaxTextureUnitsIan Romanick
2008-07-15intel-gem: Disable spantmp sse/mmx functions when tile swizzling.Eric Anholt
2008-07-14i915: fix build after previous commit.Eric Anholt
2008-07-11drm-gem: Use new GEM ioctls for tiling state, and support new swizzle modes.Eric Anholt
2008-07-02intel: span rendering requires just a flush before starting, not finish.Eric Anholt
2008-07-02intel-gem: Emit an MI_FLUSH at glFlush() so frontbuffer rendering is flushed.Eric Anholt
2008-07-02intel-gem: Fix y-tile swizzling for our G965 with swizzle_mode=1.Eric Anholt
2008-07-02intel-gem: Fix Y-tiling span setup.Eric Anholt
2008-07-01intel-gem: Move bit 6 x tiling swizzle to a driconf option, and add new mode.Eric Anholt
2008-06-26intel: Fix locking when doing intel_region_cow().Eric Anholt
2008-06-26intel: Replace sprinkled intel_batchbuffer_flush with MI_FLUSH or nothing.Eric Anholt
2008-06-24Merge commit 'origin/master' into drm-gemEric Anholt
2008-06-24intel: Fix glCopyPixels when x or y are < 0 in hw coordinates.Eric Anholt
2008-06-24i965: Use the shared intel_pixel_copy.c.Eric Anholt
2008-06-24intel: Same pixel function init for everyone now.Eric Anholt
2008-06-24intel: Avoid glBitmap software fallback for blending when no blending occurs.Eric Anholt
2008-06-24intel: Merge check_blit_fragment_ops between i915/i965.Eric Anholt
2008-06-24intel: Note reasons for blit pixel op fallbacks under INTEL_DEBUG=pix.Eric Anholt
2008-06-24i915: Add support for accelerated glBitmap, shared from 965.Eric Anholt
2008-06-24i915: Fix read != draw drawable for glCopyPixels.Eric Anholt
2008-06-24i915: Allow accelerated pixel ops to be disabled with INTEL_NO_BLIT.Eric Anholt
2008-06-23i915: Accumulate the VB into a local buffer and subdata it in.Eric Anholt
2008-06-23i915: Convert to using VBs instead of inline prims.Eric Anholt
2008-06-21replace __inline and __inline__ with INLINE macroBrian Paul
2008-06-21replace __inline and __inline__ with INLINE macroBrian Paul
2008-06-21replace __inline and __inline__ with INLINE macroBrian Paul
2008-06-21replace __inline and __inline__ with INLINE macroBrian Paul
2008-06-21#undef DEBUG to silence warningsBrian Paul
2008-06-21replace __inline and __inline__ with INLINE macroBrian Paul
2008-06-21replace __inline and __inline__ with INLINE macroBrian Paul
2008-06-21replace __inline and __inline__ with INLINE macroBrian Paul
2008-06-21replace __inline and __inline__ with INLINE macroBrian Paul
2008-06-21replace __inline and __inline__ with INLINE macroBrian Paul
2008-06-21Solaris port of Mesa 7.1 with autoconf supportAlan Coopersmith
2008-06-21R300: 1002:5657 is actually RV410Alex Deucher
2008-06-21r200: fix typo in r200TryDrawPixels parameter validation (bug 16406)Roland Scheidegger
2008-06-18i915: Note the non-PBO fallback for textured drawpixels under DEBUG_PIXEL.Eric Anholt
2008-06-18i915: Restore the accelerated PBO pixel path functions after GEM changes.Eric Anholt
2008-06-18Merge commit 'origin/master' into drm-gemEric Anholt
2008-06-18i915: Bug #14313: Fix accelerated (PBO) ReadPixels.Eric Anholt
2008-06-18i965: add support for Intel 4 series chipsetsXiang, Haihao
2008-06-17[intel] Fix no_rast option on non-965.Eric Anholt
2008-06-17[intel-gem] Bug #16326: Fix X tile unswizzling on 965.Eric Anholt
2008-06-16r300: Make LOD bias a persistent environment variable.Corbin Simpson
generated by cgit v1.2.3 (git 2.39.1) at 2024-11-07 23:41:24 +0000