summaryrefslogtreecommitdiff
path: root/src/mesa/drivers/dri
AgeCommit message (Expand)Author
2007-03-15Fix off by one error in immediate state packet size.Keith Whitwell
2007-03-13sync up t_vp_build.c brw_vs_tnl.c a bitRoland Scheidegger
2007-03-13enable ARB_vertex_buffer_object for more dri driversRoland Scheidegger
2007-03-13r300: Renamed the CACHE_CTLSTAT values to include UNKNOWN in the name; notOliver McFadden
2007-03-13Add defines for the values written to R300_RB3D_ZCACHE_CTLSTAT.Oliver McFadden
2007-03-13Documented the value written for R300_TX_CNTL cache flush.Oliver McFadden
2007-03-13Corrected values written to R300_RB3D_DSTCACHE_CTLSTAT to eitherOliver McFadden
2007-03-13Guess another unknown register used for R300 pacification.Oliver McFadden
2007-03-12i915tex: Don't crash when intel_fb->color_rb[i] is NULL.Michel Dänzer
2007-03-12r200: Simplify r200SetCliprects like radeonSetCliprects in radeon and r300.Alan Swanson
2007-03-12r200: Adapt cliprect fixes from r300.Alan Swanson
2007-03-12radeon: Adapt cliprect fixes from r300.Alan Swanson
2007-03-11fix for bug#10196Xiang, Haihao
2007-03-11Guess another unknown register in R300 command buffer initialization. (Oliver...Aapo Tahkola
2007-03-11Renamed some of the unkXXX variables in the command buffer initOliver McFadden
2007-03-10i915tex: Fix build against libdrm git...Michel Dänzer
2007-03-10i915tex: Fix intel_wait_flips being declared implicitly.Michel Dänzer
2007-03-10i915tex: Fix build against released version of libdrm.Michel Dänzer
2007-03-10nouveau: fix nv04 swtcl.Stephane Marchesin
2007-03-10nouveau: fix the nv04 swtcl code.Stephane Marchesin
2007-03-10nouveau: oops don't debug by default.Stephane Marchesin
2007-03-10nouveau: some fixes to the nv04 state code.Stephane Marchesin
2007-03-10nouveau: add a fifo size debug check.Stephane Marchesin
2007-03-10Merge branch 'i915tex-pageflip'Michel Dänzer
2007-03-09i915tex: Wait for pending scheduled flips before switching vsync pipe.Michel Dänzer
2007-03-09i915tex: Set intel_fb->vbl_waited to current instead of what we aimed for.Michel Dänzer
2007-03-09i915tex: Sync pages between pipes immediately again.Michel Dänzer
2007-03-09i915tex: Do not wait for pending flips on both pipes at the same time.Michel Dänzer
2007-03-09r300: Also update window state when it's already bound but its stamp changed.Michel Dänzer
2007-03-07i915tex: Set framebuffer size to match window before calling _mesa_make_current.Michel Dänzer
2007-03-07i945_miptree_layout: Adapt cubemap fixes from i915_miptree_layout.Michel Dänzer
2007-03-06Fix/improve framebuffer object reference counting.Brian
2007-03-06r300: Call radeonSetCliprects from radeonMakeCurrent.Michel Dänzer
2007-03-06fix for bug#10182Xiang, Haihao
2007-03-05fix for bug#9971Xiang, Haihao
2007-03-01r300: Use register name & add a register about shading.Christoph Bill
2007-03-01r300: Use reg definition when available & add missing reg definition.Christoph Bill
2007-03-01Add early register descritpion.Christoph Bill
2007-03-01Optimize cos&sin instruction a bit more.Rune Petersen
2007-02-28i915tex: Sync pages differently when crossing pipe borders.Michel Dänzer
2007-02-28i915tex: Check that intel_rb is valid before trying to add it to an fbo.Michel Dänzer
2007-02-28i915tex: Also update intel_rb->vbl_pending when scheduled swap is not a flip.Michel Dänzer
2007-02-28nouveau: drm interface changesBen Skeggs
2007-02-26s/pdp/prp/ in DoBindContext()Panagiotis Papadakos
2007-02-26add missing param to _mesa_warning()Panagiotis Papadakos
2007-02-24Fix broken cubemap mipmap layout (the cubemap.c demo was segfaulting).Brian
2007-02-24clean-up, comment codeBrian
2007-02-24make src ptr constBrian
2007-02-23r200 fix broken (by new input handling) fogcoordRoland Scheidegger
2007-02-22i915tex: Schedule flips when possible.Michel Dänzer
generated by cgit v1.2.3 (git 2.39.1) at 2024-11-07 19:00:35 +0000