summaryrefslogtreecommitdiff
path: root/src/mesa/drivers/dri
AgeCommit message (Expand)Author
2011-01-05i915: Implement min/max lod clamping in hardware on 8xx.Eric Anholt
2011-01-05intel: Drop TEXTURE_RECTANGLE check in miptree layout setup.Eric Anholt
2011-01-05intel: Clean up redundant setup of firstLevel.Eric Anholt
2011-01-05intel: Drop a check for GL_TEXTURE_4D_SGIS.Eric Anholt
2011-01-05i965: Simplify the renderbuffer setup code.Eric Anholt
2011-01-05i965: use BLT to clear buffer if possible on SandybridgeXiang, Haihao
2011-01-04i965: Add support for SRGB DXT1 formats.Eric Anholt
2011-01-04intel: Merge our choosetexformat fallbacks into core.Eric Anholt
2011-01-04r300/compiler: disable the rename_regs pass for loopsMarek Olšák
2011-01-04r300/compiler: Fix black terrain in Civ4Tom Stellard
2011-01-04intel: When validating an FBO's combined depth/stencil, use the given FBO.Eric Anholt
2011-01-04intel: Fix segfaults from trying to use _ColorDrawBuffers in FBO validation.Eric Anholt
2011-01-04i965: Use last vertex convention for quad provoking vertex on sandybridgeZhenyu Wang
2011-01-04i965: Correct comment for gen6 fb write control message settingZhenyu Wang
2011-01-04i965: Fix provoking vertex select in clip state for sandybridgeZhenyu Wang
2011-01-03intel: Use tri clears when we don't know how to blit clear the format.Eric Anholt
2011-01-03intel: Handle forced swrast clears before other clear bits.Eric Anholt
2011-01-03radeon: fix build on non-KMS systems.Dave Airlie
2010-12-28i965: Do lowering of array indexing of a vector in the FS.Eric Anholt
2010-12-28i965: Fix regression in FS comparisons on original gen4 due to gen6 changes.Eric Anholt
2010-12-28i965: Factor out the ir comparision to BRW_CONDITIONAL_* code.Eric Anholt
2010-12-28i965: Fix occlusion query on sandybridgeZhenyu Wang
2010-12-28Revert "i965: upload multisample state for fragment program change"Zhenyu Wang
2010-12-27i965: Internally enable GL_NV_blend_square on ES2.Kenneth Graunke
2010-12-27i965: don't spawn GS thread for LINELOOP on SandybridgeXiang, Haihao
2010-12-27i965: Flatten if-statements beyond depth 16 on pre-gen6.Kenneth Graunke
2010-12-25intel: Only do frame throttling at glFlush time when using frontbuffer.Eric Anholt
2010-12-24i965: use align1 access mode for instructions with execSize=1 in VSXiang, Haihao
2010-12-24i965: fix register region descriptionXiang, Haihao
2010-12-23intel: Remove unnecessary headers.Vinson Lee
2010-12-23i965: Remove unnecessary headers.Vinson Lee
2010-12-23i965: Keep around a copy of the VS constant surface dumping code.Eric Anholt
2010-12-23i965: Correct the dp_read message descriptor setup on g4x.Eric Anholt
2010-12-23i965: upload multisample state for fragment program changeZhenyu Wang
2010-12-23i965: Use MI_FLUSH_DW for blt ring flush on sandybridgeZhenyu Wang
2010-12-22i965: explicit tell header present for fb write on sandybridgeZhenyu Wang
2010-12-21i965: Avoid using float type for raw moves, to work around SNB issue.Eric Anholt
2010-12-21intel: Check for unsupported texture when finishing using as a render targetChris Wilson
2010-12-21nouveau: fix includes for latest libdrmBen Skeggs
2010-12-16r600c : inline vertex format is not updated in an app, switch to use vfetch c...richard
2010-12-16intel: Support glCopyTexImage() from XRGB8888 to ARGB8888.Eric Anholt
2010-12-16intel: Try to sanely check that formats match for CopyTexImage.Eric Anholt
2010-12-16intel: Drop commented intel_flush from copy_teximage.Eric Anholt
2010-12-16intel: Update renderbuffers before looking up CopyTexImage's read buffer.Eric Anholt
2010-12-16i965: Set the alternative floating point mode on gen6 VS and WM.Eric Anholt
2010-12-16i915: Fix INTEL_DEBUG=wm segmentation faultShuang He
2010-12-13i965: Add support for using the BLT ring on gen6.Eric Anholt
2010-12-13i965: Improve the hacks for ARB_fp scalar^scalar POW on gen6.Eric Anholt
2010-12-13i965: Fix gl_FragCoord.z setup on gen6.Eric Anholt
2010-12-13i956: Fix the old FP path fragment position setup on gen6.Eric Anholt
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-30 23:21:57 +0000