summaryrefslogtreecommitdiff
path: root/src/mesa/drivers/dri
AgeCommit message (Collapse)Author
2008-05-02r500: fixup support for emitting fragment program to hardware.Dave Airlie
Also fixup the constant emission this breaks glxgears from what I can see but its another step to correctness
2008-05-02r500: setup fragment program constant emission atomDave Airlie
2008-05-02r300: add rv530 pci id for the t60p laptopDave Airlie
2008-05-02r300: this code really shouldn't be here.Dave Airlie
For R500 just ignore it for now while I do something interesting like run glxgears.
2008-05-02mesa: cleanup state emission and rs for r500Dave Airlie
trivial clear app now renders
2008-05-02r500 RS unit setupDave Airlie
2008-05-02more r500 vs r300 kickinDave Airlie
2008-05-02some basic r500 portageDave Airlie
2008-05-02r500: fragprogDave Airlie
2008-05-02[intel] Warnings fixes.Eric Anholt
2008-05-02[intel] Merge intel_ioctl.h. Not sure how this slipped by in the .c merge.Eric Anholt
2008-05-02r5xx: Fragprog shader now handles TEX/TXP correctly.Corbin Simpson
2008-05-02Start of TEX/TXP support.Corbin Simpson
Still having problems with temps and consts, though...
2008-05-02Added OPCODE_ABS, slightly fixed ADD/SUBCorbin Simpson
2008-05-02Initial r5xx fragment program compiler support.Corbin Simpson
Includes fallback shader and a handful of working opcodes.
2008-05-02Add chip id 71D5 (RV530 M66) to radeon_chipset.hCorbin Simpson
2008-05-02fixup r500 bits for renamingDave Airlie
2008-05-02r500: fixup fake shader to keep gears goingDave Airlie
2008-05-02r500: enable gb tiling for r5xxDave Airlie
2008-05-02r500: fixup support for emitting fragment program to hardware.Dave Airlie
Also fixup the constant emission this breaks glxgears from what I can see but its another step to correctness
2008-05-02r500: setup fragment program constant emission atomDave Airlie
2008-05-02r300: add rv530 pci id for the t60p laptopDave Airlie
2008-05-02r300: this code really shouldn't be here.Dave Airlie
For R500 just ignore it for now while I do something interesting like run glxgears.
2008-05-02mesa: cleanup state emission and rs for r500Dave Airlie
trivial clear app now renders
2008-05-02r500 RS unit setupDave Airlie
2008-05-02more r500 vs r300 kickinDave Airlie
2008-05-02some basic r500 portageDave Airlie
2008-05-02r500: fragprogDave Airlie
2008-05-02R3/4/5: fix TCL on r5xx, cleanup PVS codeAlex Deucher
2008-05-02R300: fix VAP_OUTPUT_VTX_FMT_1 definesAlex Deucher
2008-05-02R300: cleanup VAP_CLIP_CNTLAlex Deucher
2008-05-02R300: clean up VAP_PROG_STREAM_CNTL* register usageAlex Deucher
2008-05-02Update commentAlex Deucher
2008-05-02R5xx: various updatesAlex Deucher
- fixup VAP_CNTL setup - remove extra instruction in r5xx passthrough shader - add notes about pipe config
2008-05-01R5xx: Add R5xx pci idsAlex Deucher
2008-05-01Merge branch 'r500test' of git://people.freedesktop.org/~airlied/mesa into ↵Alex Deucher
r345-cleanup
2008-04-30intel: test cpp to ensure mipmap tree matches texture image.Xiang, Haihao
2008-04-29r200: fix state submission issue causing bogus textures (bug 15730)Ove Kaaven
2008-04-29Change default of driconf "allow_large_textures" to announce hardware limits.Michel Dänzer
The previous default these days served mostly to cause artifical problems with GLX compositing managers like compiz (see e.g. http://bugs.freedesktop.org/show_bug.cgi?id=10501).
2008-04-28build fix for xorg driverAlan Hourihane
2008-04-25[i965] short immediate values must be replicated to both halves of the dwordKeith Packard
The 32-bit immediate value in the i965 instruction word must contain two copies of any 16-bit constants. brw_imm_uw and brw_imm_w just needed to copy the value into both halves of the immediate value instruction field.
2008-04-25silence warningAlan Hourihane
2008-04-24enable GL_EXT_multi_draw_arrays (see bug 15670)Pierre Beyssac
2008-04-22i965: fix DEPTH_TEXTURE_MODE (bug #14220)Xiang, Haihao
2008-04-22 [i965] This is to fix random crash in some maps of Ut2004 demo.Zou Nan hai
e.g. bridge of fate. If vs output is big, driver may fall back to use 8 urb entries for vs, unfortunally, for some unknown reason, if vs is working at 4x2 mode, 8 entries is not enough, may lead to gpu hang.
2008-04-22i965: save the offset of target buffer after last execution, not relocatee ↵Xiang, Haihao
buffer.
2008-04-21intel: fix an assertion failure. fix bug #15575Xiang, Haihao
2008-04-21i965: clear the PRESUMED_OFFSET flag from bo_req.hint, not bo_req.flags. fix ↵Xiang, Haihao
#15574
2008-04-18i965: fixup depth buffer checkDave Airlie
2008-04-18i965: fix vb aperture space checkDave Airlie