summaryrefslogtreecommitdiff
path: root/src/mesa/drivers
AgeCommit message (Collapse)Author
2010-10-04i965: Add support for gen6 FB writes to the new FS.Eric Anholt
This uses message headers for now, since we'll need it for MRT. We can cut out the header later.
2010-10-04i965: In disasm, gen6 fb writes don't put msg reg # in destreg_conditionalmod.Eric Anholt
It instead sensibly appears in the src0 slot.
2010-10-04i965: Add initial folding of constants into operand immediate slots.Eric Anholt
We could try to detect this in expression handling and do it proactively there, but it seems like less logic to do it in one optional pass at the end.
2010-10-04i965: Add trivial dead code elimination in the new FS backend.Eric Anholt
The glsl core should be handling most dead code issues for us, but we generate some things in codegen that may not get used, like the 1/w value or pixel deltas. It seems a lot easier this way than trying to work out up front whether we're going to use those values or not.
2010-10-04i965: Be more conservative on live interval calculation.Eric Anholt
This also means that our intervals now highlight dead code.
2010-10-03i965: Fix glean/texSwizzle regression in previous commit.Eric Anholt
Easy enough patch, who needs a full test run. Oh, that's right. Me.
2010-10-02i965: Set up swizzling of shadow compare results for GL_DEPTH_TEXTURE_MODE.Eric Anholt
The brw_wm_surface_state.c handling of GL_DEPTH_TEXTURE_MODE doesn't apply to shadow compares, which always return an intensity value. The texture swizzles can do the job for us. Fixes: glsl1-shadow2D(): 1 glsl1-shadow2D(): 3
2010-10-02i965: Add support for EXT_texture_swizzle to the new FS backend.Eric Anholt
2010-10-01i965: Fix incorrect batchbuffer size in gen6 clip state command.Kenneth Graunke
FORCE_ZERO_RTAINDEX should be in the fourth (and final) dword.
2010-10-01i965: Don't try to emit code if we failed register allocation.Eric Anholt
2010-10-01i965: Fix off-by-ones in handling the last members of register classes.Eric Anholt
Luckily, one of them would result in failing out register allocation when the other bugs were encountered. Applies to glsl-fs-vec4-indexing-temp-dst-in-nested-loop-combined, which still fails register allocation, but now legitimately.
2010-10-01i965: Add a sanity check for register allocation sizes.Eric Anholt
2010-10-01i965: When producing a single channel swizzle, don't make a temporary.Eric Anholt
This quickly cuts 8% of the instructions in my glsl demo.
2010-10-01i965: Restore the forcing of aligned pairs for delta_xy on chips with PLN.Eric Anholt
By doing so using the register allocator now, we avoid wasting a register to make the alignment happen.
2010-10-01r600c: fix segfault in evergreen stencil codeAlex Deucher
Fixes: https://bugs.freedesktop.org/show_bug.cgi?id=30551
2010-10-01savage: Remove unnecessary header.Vinson Lee
2010-10-01i965: Enable GL_ARB_texture_rgIan Romanick
2010-10-01i965: Fix up copy'n'pasteo from moving coordinate setup around for gen4.Eric Anholt
2010-10-01i965: Add real support for pre-gen5 texture sampling to the new FS.Eric Anholt
Fixes 36 testcases, including glsl-fs-shadow2d*-bias which fail on the Mesa IR backend.
2010-10-01evergreen : fix z format setting, enable stencil.richard
2010-10-01i965: Pre-gen6, map VS outputs (not FS inputs) to URB setup in the new FS.Eric Anholt
We should fix the SF to actually give us just the data we need, but this fixes regressions in the new FS until then. Fixes: glsl-kwin-blur glsl-routing
2010-10-01i965: Also increment attribute location when skipping unused slots.Eric Anholt
Fixes glsl1-texcoord varying.
2010-10-01i965: Fix the gen6 jump size for BREAK/CONT in new FS.Eric Anholt
Since gen5, jumps are in increments of 64 bits instead of increments of 128-bit instructions.
2010-10-01i965: Add gen6 attribute interpolation to new FS backend.Eric Anholt
Untested, since my hardware is not booting at the moment.
2010-10-01r600c: pull over 6xx/7xx vertex fixes for evergreenAlex Deucher
2010-09-30i965: Split the gen4 and gen5 sampler handling apart.Eric Anholt
Trying to track the insanity of the different argument layouts for normal/shadow crossed with normal/lod/bias one generation at a time is enough. Fixes: glsl1-texture2D() with bias. (first test passing in this code that doesn't pass without it!)
2010-09-30i965: Use the lowering pass for texture projection.Eric Anholt
We should end up with the same code, but anyone else with this issue could share the handling (which I got wrong for shadow comparisons in the driver before).
2010-09-30r600c: add reloc for CB_COLOR0_ATTRIBAlex Deucher
We'll need a reloc for tiling eventually, so add it now.
2010-09-30i965: Fix new FS handling of builtin uniforms with packed scalars in structs.Eric Anholt
We were pointing each element at the .x channel of the ParameterValues. Fixes glsl1-linear fog.
2010-09-30i965: Fix whole-structure/array assignment in new FS.Eric Anholt
We need to walk the type tree to get the right register types for structure components. Fixes glsl-fs-statevar-call.
2010-09-30i965: Update renderer strings for sandybridgeAdam Jackson
Signed-off-by: Adam Jackson <ajax@redhat.com>
2010-09-30dri/savage: remove duplicated includeNicolas Kaiser
Remove duplicated include. Signed-off-by: Brian Paul <brianp@vmware.com>
2010-09-30dri/radeon: remove duplicated includesNicolas Kaiser
Remove duplicated includes. Signed-off-by: Brian Paul <brianp@vmware.com>
2010-09-30dri/r600: remove duplicated includeNicolas Kaiser
Remove duplicated include. Signed-off-by: Brian Paul <brianp@vmware.com>
2010-09-30dri/r300: remove duplicated includeNicolas Kaiser
Remove duplicated include. Signed-off-by: Brian Paul <brianp@vmware.com>
2010-09-30dri/r128: remove duplicated includeNicolas Kaiser
Remove duplicated include. Signed-off-by: Brian Paul <brianp@vmware.com>
2010-09-30dri/mga: remove duplicated includeNicolas Kaiser
Remove duplicated include. Signed-off-by: Brian Paul <brianp@vmware.com>
2010-09-30dri/intel: remove duplicated includeNicolas Kaiser
Remove duplicated include. Signed-off-by: Brian Paul <brianp@vmware.com>
2010-09-30dri/i965: remove duplicated includeNicolas Kaiser
Remove duplicated include. Signed-off-by: Brian Paul <brianp@vmware.com>
2010-09-30dri/i915: remove duplicated includeNicolas Kaiser
Remove duplicated include. Signed-off-by: Brian Paul <brianp@vmware.com>
2010-09-30dri/i810: remove duplicated includeNicolas Kaiser
Remove duplicated include. Signed-off-by: Brian Paul <brianp@vmware.com>
2010-09-30dri/common: remove duplicated includeNicolas Kaiser
Remove duplicated include. Signed-off-by: Brian Paul <brianp@vmware.com>
2010-09-30dri/nv10: Use fast Z clears.Francisco Jerez
2010-09-30dri/nouveau: Remove unnecessary flush.Francisco Jerez
2010-09-30dri/nouveau: Have a smaller amount of larger scratch buffers.Francisco Jerez
Larger VBOs avoid many kernel trips to get them in sync with the GPU.
2010-09-30i965: always set tiling for fbo depth buffer on sandybridgeZhenyu Wang
Sandybridge requires depth buffer must be tiling. Fix 'fbo_firecube' demo.
2010-09-29i965: Remove my "safety counter" code from loops.Eric Anholt
I've screwed this up enough times that I don't think it's worth it. This time, it was that I was doing it once per top-level body instruction instead of just once at the end of the loop body.
2010-09-29i965: Add live interval analysis and hook it up to the register allocator.Eric Anholt
Fixes 13 piglit cases that failed at register allocation before.
2010-09-29i965: First cut at register allocation using graph coloring.Eric Anholt
The interference is totally bogus (maximal), so this is equivalent to our trivial register assignment before. As in, passes the same set of piglit tests.
2010-09-29i965: Clean up the virtual GRF handling.Eric Anholt
Now, virtual GRFs are consecutive integers, rather than offsetting the next one by the size. We need the size information to still be around for real register allocation, anyway.