summaryrefslogtreecommitdiff
path: root/src/mesa/drivers
AgeCommit message (Expand)Author
2010-12-10intel: Just use ChooseTextureFormat for renderbuffer format choice.Eric Anholt
2010-12-10intel: Add a couple of helper functions to reduce rb code duplication.Eric Anholt
2010-12-10intel: Add spans code for the ARB_texture_rg support.Eric Anholt
2010-12-10mesa/meta: fix broken assertion, rename stack depth varBrian Paul
2010-12-10i965: support for two-sided lighting on SandybridgeXiang, Haihao
2010-12-10meta: allow nested meta operationsXiang, Haihao
2010-12-09i965: Add support for gen6 reladdr VS constant loading.Eric Anholt
2010-12-09i965: Add support for gen6 constant-index constant loading.Eric Anholt
2010-12-09intel: Set the swizzling for depth textures using the GL_RED depth mode.Eric Anholt
2010-12-09intel: Use plain R8 and RG8 for COMPRESSED_RED and COMPRESSED_RG.Eric Anholt
2010-12-09i965: Silence uninitialized variable warning.Vinson Lee
2010-12-09i965: remove unused variable since brw_wm_glsl.c removal.Eric Anholt
2010-12-09i965: Set render_cache_read_write surface state bit on gen6 constant surfs.Eric Anholt
2010-12-09i965: Set up the correct texture border color state struct for Ironlake.Eric Anholt
2010-12-09i965: Clean up VS constant buffer location setup.Eric Anholt
2010-12-09i965: Fix VS constants regression pre-gen6.Eric Anholt
2010-12-08i965: Drop push-mode reladdr constant loading and always use constant_map.Eric Anholt
2010-12-09radeon: bump mip tree levels to 15Alex Deucher
2010-12-08i965: Drop KIL_NV from the ff/ARB_fp path since it was only used for GLSL.Eric Anholt
2010-12-08i965: Use the new pixel mask location for gen6 ARB_fp KIL instructions.Eric Anholt
2010-12-08i965: Set the render target index in gen6 fixed-function/ARB_fp path.Eric Anholt
2010-12-08i965: Set up the per-render-target blend state on gen6.Eric Anholt
2010-12-08i965: Set up the color masking for the first drawbuffer on gen6.Eric Anholt
2010-12-08r300/compiler: remove at least unused immediates if externals cannot be removedMarek Olšák
2010-12-08r300/compiler: make lowering passes possibly use up to two less tempsMarek Olšák
2010-12-08r300/compiler: handle DPH and XPD in rc_compute_sources_for_writemaskMarek Olšák
2010-12-08r300/compiler: do not print pair/tex/presub program stats for vertex shadersMarek Olšák
2010-12-08r300/compiler: cleanup rc_run_compilerMarek Olšák
2010-12-08r300/compiler: add a function to query program stats (alu, tex, temps..)Marek Olšák
2010-12-08r300/compiler: don't terminate regalloc if we surpass max temps limitMarek Olšák
2010-12-07i965: Don't try to store gen6 (float) blend constant color in bytes.Eric Anholt
2010-12-07i965: Fix flipped value of the not-embedded-in-if on gen6.Eric Anholt
2010-12-07i965: Work around gen6 ignoring source modifiers on math instructions.Eric Anholt
2010-12-07i965: Add disabled debug code for dumping out the WM constant payload.Eric Anholt
2010-12-07i965: Correctly emit constants for aggregate types (array, matrix, struct)Ian Romanick
2010-12-07i965: Always hand the absolute value to RSQ.Eric Anholt
2010-12-07i965: Handle saturates on gen6 math instructions.Eric Anholt
2010-12-07i965: Fix comment about gen6_wm_constants.Eric Anholt
2010-12-07i965: upload WM state for _NEW_POLYGON on sandybridgeZhenyu Wang
2010-12-07r200: Silence uninitialized variable warning.Vinson Lee
2010-12-07i965: set minimum/maximum Point Width on SandybridgeXiang, Haihao
2010-12-06i965: Remove INTEL_DEBUG=glsl_force now that there's no brw_wm_glsl.cEric Anholt
2010-12-06i965: Nuke brw_wm_glsl.c.Eric Anholt
2010-12-06i965: Add support for the instruction compression bits on gen6.Eric Anholt
2010-12-06i965: Align gen6 push constant size to dispatch width.Eric Anholt
2010-12-06i965: Make the sampler's implied move on gen6 be a raw move.Eric Anholt
2010-12-06i965: Fix up gen6 samplers for their usage by brw_wm_emit.cEric Anholt
2010-12-06i965: Fix gen6 interpolation setup for 16-wide.Eric Anholt
2010-12-06i965: Don't smash a group of coordinates doing gen6 16-wide sampler headers.Eric Anholt
2010-12-06i965: Fix up 16-wide gen6 FB writes after various refactoring.Eric Anholt