summaryrefslogtreecommitdiff
path: root/src/mesa/drivers
AgeCommit message (Collapse)Author
2009-07-13r300: simplify insert_wpos a littleMaciej Cencora
2009-07-13Merge branch 'mesa_7_5_branch'Brian Paul
2009-07-14radeon: port more front fixes from intel.Dave Airlie
Port fixes to read buffer from front.
2009-07-14radeon/r200: fix color masking under dri2Dave Airlie
Need to retrieve the bits from the rrb not from screen struct
2009-07-14radeon: Use Stencil.Enabled instead of Stencil._Enabled in DrawBuffers.Dave Airlie
The _Enabled field isn't updated at the point that DrawBuffers is called, and the Driver.Enable() function does the testing for stencil buffer presence anyway.
2009-07-14radeon/fbo: stencil bits fix from Michel in intel fbo codeDave Airlie
2009-07-13r128: fix two-sided lighting segfault seen in GLUT's olight demoPeteri Andras
2009-07-12intel: Bump driver data, add RC3 tagIan Romanick
2009-07-13i965: add support for new chipsetsXiang, Haihao
1. new PCI ids 2. fix some 3D commands on new chipset 3. fix send instruction on new chipset 4. new VUE vertex header 5. ff_sync message (added by Zou Nan Hai <nanhai.zou@intel.com>) 6. the offset in JMPI is in unit of 64bits on new chipset 7. new cube map layout
2009-07-12r300: move fallback warnings inside fallback debuggingDave Airlie
random output is bad
2009-07-12r300: fix clear mask to not use sw if not necessaryDave Airlie
2009-07-12radeon: Fix crash when rendering to incomplete texture and other formatsNicolai Hähnle
It is possible to bind texture images of an incomplete mipmapped texture. Software fallbacks in this case incorrectly tried to mmap the entire texture. Additionally, add span functions for 1555 and 4444 formats. This fixes crashes in piglit's fbo-readpixels test; unfortunately, the test itself still fails - this needs to be investigated. Signed-off-by: Nicolai Hähnle <nhaehnle@gmail.com>
2009-07-12radeon: update clear code from Intel codebase.Dave Airlie
This updates some of the clear code from Intel gives a 5x clearspd perf for me here. played openarena also, not sure if the viewport changes broke anything,
2009-07-12radeon: fbo fix firecube crashesDave Airlie
it might still be misrendering not sure
2009-07-11radeon: Fix scissor rectangle calculation when rendering to FBO.Michel Dänzer
fgl_glxgears -fbo runs, though the gears don't look right yet.
2009-07-11radeon: enable GL_NV_texture_rectangle under dri2.Dave Airlie
2009-07-11radeon: set texture in state properly.Dave Airlie
make sure to turn off when no texture is used in hw
2009-07-11radeon: make swtcl emit size biggerDave Airlie
2009-07-08glx: death to RCS tagRALOVICH, Kristóf
2009-07-08r300: fix regression introduced by ca13937ef97c7779f639dcfc95b3798a11de01bdMaciej Cencora
Stride == 0 means that we value for first vertex should be copied to every other vertices (e.g. constant color). This fixes glean/vertProg1 and sauerbraten with enabled shaders.
2009-07-08radeon: fix copy and paste typoMaciej Cencora
2009-07-07intel: Fix flipped Y for glDrawPixels(GL_STENCIL_INDEX) to window system.Eric Anholt
Even after fixing bugs in this code, it doesn't make me feel any cleaner. Fixes piglit stencil-drawpixels.
2009-07-07intel: Fall back on glCopyPixels(GL_DEPTH) or GL_STENCIL.Eric Anholt
2009-07-07i965: Remove BRW_NEW_INPUT_VARYINGEric Anholt
This state flag has been unused since the ffvertex_prog move to core.
2009-07-04i965: fix fetching constants from constant buffer in glsl pathRoland Scheidegger
the driver used to overwrite grf0 then use implicit move by send instruction to move contents of grf0 to mrf1. However, we must not overwrite grf0 since it's still used later for fb write. Instead, do the move directly do mrf1 (we could use implicit move from another grf reg to mrf1 but since we need a mov to encode the data anyway it doesn't seem to make sense). I think the dp_READ/WRITE_16 functions may suffer from the same issue. While here also remove unnecessary msg_reg_nr parameter from the dataport functions since always message register 1 is used.
2009-07-04i965: Remove bad constant buffer constant-reg-already-loaded optimization.Eric Anholt
Thanks to branching, the state of c->current_const[i].index at the point of emitting constant loads for this instruction may not match the actual constant currently loaded in the reg at runtime. Fixes a regression in my GLSL program for idr's class since b58b3a786aa38dcc9d72144c2cc691151e46e3d5.
2009-07-06radeon: ensure cmdbuf space for state + AOS is availableDave Airlie
The problem is if we find out later we don't have any cmdbuf space but we've already written the arrays to the DMA buffer object, we end up emitting the current cmdbuf which has references to the current DMA object we then send that to the hw and we can't reference the arrays we just emitted to the old DMA buffer. things go bad, crash boom. This can probably be tuned further + swtcl probably needs some fixes
2009-07-06r200: fix makefileDave Airlie
2009-07-06radeon: fixup FBO depth 24 allocations to avoid assertDave Airlie
2009-07-06radeon/r200/r300: port to new space checking code in libdrmDave Airlie
This moves a big chunk of the space checking code into libdrm so it can be shared by the DDX.
2009-07-05r300: fix vertex limitsMaciej Cencora
- don't limit vertex count if we are using indices - max indices count is 65535 not 65536 - remove some comments that don't apply anymore - remove unreachable code
2009-07-03Merge branch 'mesa_7_5_branch'Jakob Bornecrantz
Conflicts: src/mesa/main/dlist.c src/mesa/vbo/vbo_save_api.c
2009-07-03intel: Also update stencil bits in intel_update_wrapper().Michel Dänzer
Fixes assertion failure when binding depth/stencil texture to FBO stencil attachment.
2009-07-03radeon: Wait for BO idle if necessary before mapping it.Michel Dänzer
Fixes fighting between GPU and software rendering with TTM.
2009-07-03r300: Guard debugging output.Michel Dänzer
2009-07-02intel: Fall back on glBitmap with fog enabled.Eric Anholt
We would have to build the program with the appropriate fog mode, and also supply the fog coordinate if appropriate. Bug #19413.
2009-07-02intel: Flush when mapping buffer objects so writes don't get reordered.Eric Anholt
While GEM covers this for execution it knows about, it doesn't know about the batchbuffer we're preparing. Fixes piglit vbo-map-remap.c testcase.
2009-07-02intel: Fix leak of DRI option info due to using the wrong free routine.Eric Anholt
2009-07-02intel: Clean up leak of driver context structure on context destroy.Eric Anholt
2009-07-02intel: Init num_fences to clean up valgrind warning.Eric Anholt
Valgrind doesn't know that a successful getparam sets the target of the pointer, so just set the value beforehand.
2009-07-02radeon/r200/r300: drop radeon renderbuffer private width/heightDave Airlie
half stealing the code without taking the intel regions
2009-07-02radeon/r300: use base width/height.Dave Airlie
I suspect this might break TFP in some way but it makes firecube run here
2009-07-02i965: fixes for JMPIXiang, Haihao
1. the data type of <src1> (JMPI offset) must be D 2. execution size must be 1 3. NoMask 4. instruction compression isn't allowed.
2009-06-30intel: Avoid pointer arithmetic on void *.Eric Anholt
Bug #22000.
2009-06-30i965: Increase G4X default VS URB allocation to actually allow 32 threads.Eric Anholt
This improves the performance of my GLSL demo by 30%. It also fixes the VS deadlock that ut2004 had, for reasons I can't explain. Bug #21330.
2009-06-30i965: first attempt at handling URB overflow when there's too many vs outputsBrian Paul
If we can't fit all the VS outputs into the MRF, we need to overflow into temporary GRF registers, then use some MOVs and a second brw_urb_WRITE() instruction to place the overflow vertex results into the URB. This is hit when a vertex/fragment shader pair has a large number of varying variables (12 or more). There's still something broken here, but it seems close...
2009-06-30i965: use BRW_MAX_MRFBrian Paul
2009-06-30i965: use BRW_MAX_GRF, BRW_MAX_MRFBrian Paul
2009-06-30i965: move BRW_MAX_GRF, define BRW_MAX_MRFBrian Paul
2009-06-30i965: defined BRW_MAX_MRFBrian Paul