Age | Commit message (Collapse) | Author | |
---|---|---|---|
2009-09-09 | i965: fix an overlooked merge conflict | Brian Paul | |
2009-09-09 | r600: check if textures are actually enabled before submission | Alex Deucher | |
noticed by taiu on IRC. | |||
2009-09-09 | Merge branch 'mesa_7_6_branch' | Brian Paul | |
2009-09-09 | Merge branch 'mesa_7_5_branch' into mesa_7_6_branch | Brian Paul | |
Conflicts: Makefile configs/default progs/glsl/Makefile src/gallium/auxiliary/util/u_simple_shaders.c src/gallium/state_trackers/glx/xlib/xm_api.c src/mesa/drivers/dri/i965/brw_draw_upload.c src/mesa/drivers/dri/i965/brw_vs_emit.c src/mesa/drivers/dri/intel/intel_context.h src/mesa/drivers/dri/intel/intel_pixel.c src/mesa/drivers/dri/intel/intel_pixel_read.c src/mesa/main/texenvprogram.c src/mesa/main/version.h | |||
2009-09-09 | mesa: disable GL_LUMINANCE case in _mesa_meta_draw_pixels() | Brian Paul | |
Works around a bug found on i965. See bug 23670. | |||
2009-09-09 | r600: fix ftp for dri1 | Alex Deucher | |
We use t->bo for dri1 since r600 uses CS for dri1. | |||
2009-09-09 | intel: add B43 chipset support | Zhenyu Wang | |
Signed-off-by: Zhenyu Wang <zhenyuw@linux.intel.com> | |||
2009-09-09 | r600: don't setup hardware state if TFP | Dave Airlie | |
if we have a BO here it means TFP and we should have set it up already. tested by b0le on #radeon | |||
2009-09-08 | intel: Add support for ARB_draw_elements_base_vertex. | Eric Anholt | |
On the 965, we just drop the value into the primitive packet. On non-945, we rely on the sw tnl code handling it. | |||
2009-09-08 | mesa: Add support for ARB_draw_elements_base_vertex. | Eric Anholt | |
2009-09-08 | glapi: Add ARB_draw_elements_base_vertex | Eric Anholt | |
2009-09-08 | mesa: Expose NV_depth_clamp if ARB_depth_clamp is supported. | Eric Anholt | |
The wording of these two is exactly the same, except for the issue "Can fragments with wc<=0 be generated when this extension is supported?", which idr thinks is a non-issue for us. | |||
2009-09-08 | i965: Add support for ARB_depth_clamp. | Eric Anholt | |
2009-09-08 | mesa: Add support for ARB_depth_clamp. | Eric Anholt | |
This currently doesn't include fixing up the cliptests in the assembly paths to support ARB_depth_clamp, so enabling depth_clamp forces the C path. | |||
2009-09-08 | i965: Respect spec requirement for pixel shader computed depth with no zbuffer. | Eric Anholt | |
2009-09-08 | i965: Set NULL WM surfaces as tiled according to requirement by specs. | Eric Anholt | |
2009-09-08 | i965: Use the renderbuffer surface size instead of region size for WM surfaces. | Eric Anholt | |
For drawing to lower mipmap levels, the region size makes the renderbuffer be the size of the lowest level, instead of the current level. On DRI1, Brian previously found that the RB size was incorrect, so leave this broken there. | |||
2009-09-08 | Revert "intel: helper to debug bufmgr (disabled)" | Eric Anholt | |
This reverts commit e0ec405a9fa6fbc1cf2ac531ed5efd1a64e01f18. This is already available in INTEL_DEBUG=bufmgr in the environment. | |||
2009-09-08 | i965: #include clean-ups | Brian Paul | |
2009-09-08 | intel: #include clean-ups | Brian Paul | |
2009-09-08 | i965: use _mesa_is_bufferobj() | Brian Paul | |
Also, remove unneeded call to _mesa_validate_pbo_access(). It's done by core Mesa as the comment suggested. | |||
2009-09-08 | i965: use _mesa_is_bufferobj() | Brian Paul | |
2009-09-08 | i965: use _mesa_is_bufferobj() | Brian Paul | |
2009-09-08 | i965: use _mesa_is_bufferobj() | Brian Paul | |
2009-09-08 | r600: fix dri2 clipping | Alex Deucher | |
2009-09-08 | i965: fix incorrect test for vertex position attribute | Brian Paul | |
2009-09-06 | mesa: initial version of _mesa_meta_generate_mipmap() | Brian Paul | |
Incomplete and totally untested. Based on intel_generate_mipmap(). | |||
2009-09-06 | xlib: test _mesa_meta_bitmap() | Brian Paul | |
2009-09-06 | mesa: use separate temp texture for bitmaps | Brian Paul | |
2009-09-06 | mesa: temp_texture changes | Brian Paul | |
2009-09-06 | mesa: free meta bitmap buffers | Brian Paul | |
2009-09-06 | mesa: use _mesa_set_enable() | Brian Paul | |
2009-09-06 | mesa: _mesa_meta_bitmap() function | Brian Paul | |
2009-09-06 | xlib: move misplaced brace | Brian Paul | |
2009-09-04 | r600: add support for EXT_texture_sRGB | Alex Deucher | |
2009-09-04 | r300: Add support for GL_EXT_provoking_vertex | Alex Deucher | |
2009-09-04 | r600: Add support for GL_EXT_provoking_vertex | Alex Deucher | |
2009-09-04 | i965: Fix warnings in intel_pixel_read.c. | Eric Anholt | |
(cherry picked from commit c80ce5ac90b1e0ac7a72cd41c314aa2000bfecf5) | |||
2009-09-04 | intel: Also get the DRI2 front buffer when doing front buffer reading. | Eric Anholt | |
(cherry picked from commit df70d3049a396af3601d2a1747770635a74120bb) | |||
2009-09-04 | intel: Update Mesa state before span setup in glReadPixels. | Eric Anholt | |
We could have mapped the wrong set of draw buffers. Noticed while looking into a DRI2 glean ReadPixels issue. (cherry picked from commit afc981ee46791838f3cb83e11eb33938aa3efc83) | |||
2009-09-04 | intel: Move intel_pixel_read.c to shared for use with i965. | Eric Anholt | |
(cherry picked from commit dcfe0d66bfff9a55741aee298b7ffb051a48f0d3) | |||
2009-09-04 | i965: Don't set the complete field when there is more VUE yet to come. | Eric Anholt | |
This should help with things like lightsmark, but I don't have a testcase for this commit. | |||
2009-09-04 | i965: Add support for 2 threads in the GS. | Eric Anholt | |
This brings noop vertex shader throughput from 6.8M verts/sec to 10.4M verts/sec using GL_QUADs on my GM45. | |||
2009-09-04 | i965: Add support for KIL_NV in brw_wm_emit.c | Eric Anholt | |
I ran into this lack of support when writing a shader that always discarded the fragments. | |||
2009-09-04 | i965: Add missing state dependency of sf_unit on _NEW_BUFFERS. | Eric Anholt | |
(cherry picked from commit 99174e7630676307f618c252755a20ba61ad9158) | |||
2009-09-04 | intel: Align cubemap texture height to its padding requirements. | Eric Anholt | |
(cherry picked from commit a70e1315846cd5e8d6f2b622821ff8262fe7179d) (cherry picked from commit 29e51c3872531366570d032147abad50f8a3c1af) | |||
2009-09-04 | intel: Align untiled region height to 2 according to 965 docs. | Eric Anholt | |
This may or may not be required pre-965, but it doesn't seem unlikely, and I'd rather be safe. (cherry picked from commit b053474378633249be0e9f24010650ffb816229a) | |||
2009-09-04 | i965: Fix source depth reg setting for FSes reading and writing to depth. | Eric Anholt | |
For some IZ setups, we'd forget to account for the source depth register being present, so we'd both read the wrong reg, and write output depth to the wrong reg. Bug #22603. (cherry picked from commit f44916414ecd2b888c8a680d56b7467ccdff6886) | |||
2009-09-04 | i965: Respect CondSwizzle in OPCODE_IF. | Eric Anholt | |
Fixes piglit glsl-vs-if-bool and progs/glsl/twoside, and will likely be useful for the looping code. Bug #18992 (cherry picked from commit 78c022acd0b37bf8b32f04313d76255255e769c1) (cherry picked from commit 63d7a2f53fb38e170f4e55f2b599e918edf2c512) | |||
2009-09-04 | i965: asst clean-ups, etc in brw_vs_emit() | Brian Paul | |
(cherry picked from commit fd7d764514c540987549c3ea88a2d669b0f0ea58) |