| Age | Commit message (Collapse) | Author |
|---|
|
Several routines use shuffle patterns that are stored in memory. For
code gen, it is difficult to directly access the data segments. The
routines have been modified to be passed a pointer to a global table
of shuffle patterns.
This *should* be the last change to this file before switching over to
code gen.
|
|
|
|
|
|
This is just another step towards dynamic generate of vertex fetch code.
|
|
These C-coded vectorized functions are expected to be short lived.
They're basically a proof-of-concept for dynamically generated fetch
routines.
|
|
|
|
struct vertex_header
|
|
Vertex data must be on a 16-byte address/offset so SIMD operations will work
properly in the SPU code.
|
|
|
|
|
|
|
|
|
|
Fold single instruction micro ops inline. Remove unused micro ops.
|
|
Contributed by Ian Romanick.
Also, temporarily disable inlined vertex buffers. They need to be 16-byte
aligned...
|
|
|
|
|
|
|
|
|
|
Texture colors look the same now, regardless of X display/pixel format
|
|
|
|
|
|
|
|
|
|
|
|
|
|
avoid calling get_tex_tile() if all texels are in same tile
|
|
|
|
|
|
|
|
|
|
|
|
Also, added some debug printfs
|
|
|
|
Also, we weren't marking the ztile as dirty after ztesting, fixes gears glitches.
|
|
|
|
|
|
Put tile-related globals into spu_global struct.
Rename c/ztile fields to be more consistant.
|
|
batch buffers
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
The default value is 0, which is TGSI_PROCESSOR_FRAGMENT...not correct
for a vertex shader!
|
|
|
|
Unimplemented micro ops get assertions for now.
|
