Age | Commit message (Collapse) | Author |
|
|
|
Now, pass in a template object and return a new object.
|
|
|
|
struct vertex_header
|
|
Vertex data must be on a 16-byte address/offset so SIMD operations will work
properly in the SPU code.
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Fold single instruction micro ops inline. Remove unused micro ops.
|
|
Contributed by Ian Romanick.
Also, temporarily disable inlined vertex buffers. They need to be 16-byte
aligned...
|
|
|
|
|
|
|
|
|
|
Texture colors look the same now, regardless of X display/pixel format
|
|
|
|
|
|
|
|
|
|
|
|
|
|
avoid calling get_tex_tile() if all texels are in same tile
|
|
|
|
|
|
|
|
|
|
|
|
Also, added some debug printfs
|
|
|
|
|
|
Also, we weren't marking the ztile as dirty after ztesting, fixes gears glitches.
|
|
|
|
|
|
Put tile-related globals into spu_global struct.
Rename c/ztile fields to be more consistant.
|
|
Also, remove ALIGN16_ATTRIB from structs that no longer need it.
|
|
batch buffers
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Forcing cell_array_info to be 16-byte aligned makes it more difficult
to stuff that state in batch commands.
|
|
|