| Age | Commit message (Collapse) | Author |
|---|
|
they're not necessary anymore. we use the same paths
as sse and tgsi code
|
|
|
|
|
|
|
|
introduce intermediate step gallivm_ir before compiling it
down to the final llvm ir.
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Now, pass in a template object and return a new object.
|
|
The state tracker will call pipe->get_paramf(PIPE_CAP_BITMAP_TEXCOORD_BIAS)
to get a bias factor for adjusting the texcoords used in bitmap/drawpixels.
This allows us to compensate for small differences in rasterization from
one device to another.
|
|
|
|
|
|
|
|
|
|
|
|
|
|
struct vertex_header
|
|
Vertex data must be on a 16-byte address/offset so SIMD operations will work
properly in the SPU code.
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Fold single instruction micro ops inline. Remove unused micro ops.
|
|
|
|
Contributed by Ian Romanick.
Also, temporarily disable inlined vertex buffers. They need to be 16-byte
aligned...
|
|
|
|
|
|
|
|
|
|
Texture colors look the same now, regardless of X display/pixel format
|
|
|
|
|
|
|
|
|
|
|
|
|
|
avoid calling get_tex_tile() if all texels are in same tile
|
|
|
|
|
|
|
