summaryrefslogtreecommitdiff
path: root/src/mesa
AgeCommit message (Collapse)Author
2010-08-24r600: Remove unused variable.Vinson Lee
Fixes the following GCC warning. r600_emit.c In function 'r600AllocShaderConsts': r600_emit.c:59: warning: unused variable 'out'
2010-08-24r600: Remove spaces between backslash and newline.Vinson Lee
Fixes the following GCC warnings. r600_cmdbuf.h:201: warning: backslash and newline separated by space r600_cmdbuf.h:202: warning: backslash and newline separated by space
2010-08-25r300/compiler: implement elimination of unused constantsMarek Olšák
Wine likes to create a *lot* of constants, exceeding the size of the constant file in hw.
2010-08-25r300/compiler: terminate vertex shader compilation immediately after an errorMarek Olšák
Also rename "compiler" to "c".
2010-08-25r300/compiler: fail to compile if we hit hw limits or an unimplemented featureMarek Olšák
i.e. relative addressing (mainly FS), saturate modifiers, exceeding the maximum number of constants.
2010-08-25r300/compiler: handle indexable temporaries correctly in deadcode eliminationMarek Olšák
2010-08-25r300/compiler: disable register allocation for indexable temporaries in VSMarek Olšák
If there is relative addressing of temporaries, we cannot change register indices, so skip register allocation entirely. To utilize register allocation at least partially, we need separate indexable and non-indexable register files in both TGSI and Mesa IR.
2010-08-25ir_to_mesa: set IndirectRegisterFilesMarek Olšák
This fixes relative addressing of temporaries (and maybe others) in all gallium drivers. Acked on irc by Eric Anholt.
2010-08-24glsl: Set up uniform initializers by walking the shaders after linking.Eric Anholt
Previously, uniform initializers were handled by ir_to_mesa as it made its Parameters list. However, uniform values are global to all shaders, and the value set in one Parameters list wasn't propagated to the other gl_program->Parameters lists. By going back through the general Mesa uniform handling, we make sure that all gl_programs get updated values, and also successfully separate uniform initializer handling from ir_to_mesa gl_program generation. Fixes: glsl-uniform-initializer-5.
2010-08-24make: Use C++ compiler to link stdc++ library.Brian Paul
glxinfo and glxgears run on swrast and softpipe without undefined symbol errors.
2010-08-24prog_execute: Implement OPCODE_TXLIan Romanick
Fixes bugzilla #29628
2010-08-24mesa: added isblank() for MSVCBrian Paul
2010-08-24mesa: Remove extraneous semicolon.Chia-I Wu
2010-08-24mesa: Add core.h.Chia-I Wu
core.h is the public header of core mesa. GLX, WGL, and GLSL are supposed to include this header file. It should be noted that headers included by core.h must not perform feature tests (#if FEATURE_xxx). Otherwise, we cannot, for example, mix a FEATURE_ES2 libmesagallium.a with a FEATURE_GL libglsl.a.
2010-08-23intel: Add support for MAX_SAMPLES=1 EXT_framebuffer_multisample.Eric Anholt
The spec specifically sets the minimum MAX_SAMPLES at 1 to allow exposing the extension on all implementations, so do so.
2010-08-23radeon: print chip family for evergreen in renderer stringAlex Deucher
2010-08-23mesa: Add new ir_unop_any() expression operation.Eric Anholt
The previous any() implementation would generate arg0.x || arg0.y || arg0.z. Having an expression operation for this makes it easy for the backend to generate something easier (DPn + SNE for 915 FS, .any predication on 965 VS)
2010-08-23ir_to_mesa: Implement f2b by comparing the arg to 0, not the result.Eric Anholt
Fixes: glsl-fs-any
2010-08-23glsl2: Include imports.h to get snprintf wrapper for MSVCIan Romanick
Signed-off-by: José Fonseca <jfonseca@vmware.com>
2010-08-23mesa: Fix msvc build of glsl.Aras Pranckevicius
Signed-off-by: José Fonseca <jfonseca@vmware.com>
2010-08-23ir_to_mesa: Fix constant array handling to return the temp we created.Eric Anholt
We ended up returning CONST[loc] rather than TEMP[loc2]. Things would *usually* end up working out OK, since the constants often ended up getting allocated to CONST[loc..loc+columns] with no swizzle. But for the case where the contigous temporary copy of the swizzled constant vec4 args was actually needed, we'd end up reading some other constant values, possibly including ones not actually allocated. Fixes: glsl-varying-mat3x2.
2010-08-23mesa: Don't add 1 to GL_ACTIVE_UNIFORM_MAX_LENGTH.Eric Anholt
Fixes: glsl-getactiveuniform-length.
2010-08-23mesa: Assorted fixes for es_generator.py on win32.Chia-I Wu
Fix mixed use of GL_APIENTRY and GLAPIENTRY. Parameter list of a function prototype should never be empty.
2010-08-23i965: Add sandybridge D0 pci idsZhenyu Wang
Signed-off-by: Zhenyu Wang <zhenyuw@linux.intel.com>
2010-08-22st/mesa: implement depth-only blit for BlitFramebufferMarek Olšák
Signed-off-by: Brian Paul <brianp@vmware.com>
2010-08-22st/mesa: fix BlitFramebuffer for D24S8 texturesMarek Olšák
This is the same issue as in the previous patch, but here the Blit is not implemented for separate depth and stencil buffers at all (such a configuration is not supported in Gallium) and the code incorrectly treated a D24S8 texture as two separate buffers, making this Blit a no-op. Signed-off-by: Brian Paul <brianp@vmware.com>
2010-08-22st/mesa: added st_is_depth_stencil_combined() functionBrian Paul
This code is part of a patch by Marek Olšák.
2010-08-22st/mesa: fix ReadPixels crashes when reading depth/stencil from a FBOBrian Paul
This is based on a patch from Marek Olšák. NOTE: This is a candidate for the Mesa 7.8 branch.
2010-08-22mesa: use driver hook for creating new renderbuffersBrian Paul
2010-08-22st/mesa: clean-up pipe_get_transfer() callsBrian Paul
2010-08-22i965: Fix 8-wide FB writes on gen6.Eric Anholt
My merge of Zhenyu's patch on top of my previous patches broke it by my code expecting simd16 single write and Zhenyu's simd8 path being disabled by mine. Merge the two for success.
2010-08-22i965: Fix brw_math1 with scalar argument in gen6 FS.Eric Anholt
The docs claim two conflicting things: One, that a scalar source is supported. Two, source hstride must be 1 and width must be exec size. So splat a constant argument out into a full reg to operate on, since violating the second set of constraints is clearly failing. The alternative here might be to do a 1-wide exec on a constant argument for math1. It would probably save cycles too. But I'll leave that for the glsl2-965 branch. Fixes glsl-algebraic-div-one-2.shader_test.
2010-08-22i965: Fix up WM push constant setup on gen6.Eric Anholt
Fixes glsl-algebraic-add-add-1.
2010-08-22i965: Use intel->gen >= 6 instead of IS_GEN6.Eric Anholt
2010-08-22mesa: Initialize member variables in ir_to_mesa_src_reg constructor.Vinson Lee
The default constructor did not initialize some member variables.
2010-08-21mesa: Initialize variables in mesa_src_reg_from_ir_src_reg.Vinson Lee
2010-08-22mesa: Removed another unused variable.José Fonseca
2010-08-21mesa: Remove unsused local variable.José Fonseca
2010-08-20evergreen : initial support driver code.richard
2010-08-20i965: Rename nr_depth_regs to nr_payload_regs.Eric Anholt
Only 8 out of the up to 13 regs are for source/dest depth, so the name wasn't particularly appropriate. Note that this doesn't count the constant or URB payload regs. Also, don't pre-divide by 2, so it's actually a number of registers.
2010-08-20i965: Also use the SIMD8 FB writes for SIMD8 mode on non-SNB.Eric Anholt
2010-08-20i965: Add support for FB writes on Sandybridge.Zhenyu Wang
2010-08-20i965: Set the destination horiz stride even for da16, as SNB seems to need it.Zhenyu Wang
2010-08-20i965: Set the maximum number of threads on Sandybridge.Zhenyu Wang
2010-08-20i965: Add AccWrCtl support on Sandybridge.Zhenyu Wang
Whenever the accumulator results are needed, this bit must be set.
2010-08-20i965: Mention the mlen and rlen for URB reads.Zhenyu Wang
2010-08-20i965: Sandybridge doesn't have Compr4 mode, since it's not needed any more.Zhenyu Wang
2010-08-20i965: Adjust disasm of subreg numbers to be in units of the register type.Zhenyu Wang
This makes reading the code easier when matching up to the specs, which also use this format.
2010-08-20i965: Fix DP write channel ordering on Sandybridge.Eric Anholt
The SIMD16 message no longer has the goofy interleaved format that made Compr4 compression necessary before.
2010-08-20Delete more vestiges of the old shader compiler.Kenneth Graunke