summaryrefslogtreecommitdiff
path: root/src/mesa
AgeCommit message (Collapse)Author
2010-07-20radeon: Remove unnecessary header.Vinson Lee
2010-07-20glsl2: Add definitions of the builtin constants present in GLSL 1.10.Eric Anholt
Fixes: glsl1-built-in constants
2010-07-20ir_to_mesa: Fix swizzled writemasks with swapped component ordering.Eric Anholt
I hadn't noticed you could do this, but glsl1 tests caught it. Fixes: glsl1-Swizzled writemask glsl1-Swizzled writemask (2) glsl1-Swizzled writemask (rgba) glsl1-Swizzled writemask (stpq)
2010-07-20st/mesa: implement and advertise GL_ARB_draw_elements_base_vertexMarek Olšák
Signed-off-by: Brian Paul <brianp@vmware.com>
2010-07-20st/mesa: implement depth texture modesMarek Olšák
2010-07-20mesa: call ctx->Driver.ChooseTextureFormat() only when necessary.Brian Paul
When defining mipmap level 'L' and level L-1 exists and the new level's internalFormat matches level L-1's internalFormat, then use the same hw format. Otherwise, do the regular ctx->Driver.ChooseTextureFormat() call. This avoids a problem where we end up choosing different hw formats for different mipmap levels depending on how the levels are defined (glTexImage vs. glCopyTexImage vs. glGenerateMipmap, etc). The root problem is the ChooseTextureFormat() implementation in some drivers uses the user's glTexImage format/type parameters in the choosing heuristic. Later mipmap levels might be generated with different calls (ex: glCopyTexImage()) so we don't always have format/type info and the driver may choose a different format. For more background info see the July 2010 mesa-dev thread "Bug in _mesa_meta_GenerateMipmap"
2010-07-19glx: Remove support for MESA_swap_frame_usageKristian Høgsberg
The extension never worked, the implementation returns GLX_BAD_CONTEXT when enabling the frame tracking.
2010-07-19glx: Drop support for GLX_MESA_allocate_memoryKristian Høgsberg
Only r200 implemented it.
2010-07-19i965: Mostly fix glsl-max-varyings.Eric Anholt
There was confusion on both the size of message we can send, and on what the URB destination offset means. The remaining problems appear to be due to spilling of regs in the fragment shader being broken.
2010-07-19i965: Clean up message register setup in emit_vertex_write().Eric Anholt
2010-07-19i965: Reduce repeated calculation of the attribute-offset-in-VUE.Eric Anholt
This cleans up some chipset dependency sprinkled around, and fixes a potential overflow of the attribute offset array for many vertex results.
2010-07-19i965: Clarify the nr_regs calculation in brw_clip.cEric Anholt
2010-07-19i965: Don't set up VUE space for the disabled user clip distances on gen6.Eric Anholt
2010-07-19linker: Track and validate GLSL versions used in shadersIan Romanick
2010-07-19mesa: remove restart.c from buildBrian Paul
2010-07-19i915: Ask the compiler to flatten out all the if statements that it can.Eric Anholt
2010-07-19ir_to_mesa: Do validation on the IR tree.Eric Anholt
2010-07-19ir_to_mesa: Don't do lowering passes on an errored-out shader.Eric Anholt
2010-07-19st/mesa: fix FRAMEBUFFER_UNSUPPORTED with the D24S8 formatMarek Olšák
Fixes FDO bug #29116. NOTE: this is a candidate for the 7.8 branch
2010-07-18ir_to_mesa: Rename struct temp_entry, which is used for all variables now.Eric Anholt
2010-07-18ir_to_mesa: Add support for function calls.Eric Anholt
Unlike the previous compiler, in this case we emit only one copy of the function regardless of how many times it's called.
2010-07-18glsl2: Make cross() be an expression operation.Eric Anholt
ARB_fp, ARB_vp, Mesa IR, and the 965 vertex shader all have instructions for cross. Shaves 12 Mesa instructions off of a 66-instruction shader I have.
2010-07-16mesa: return retval in _mesa_RenderObjectUnpurgeable()Brian Paul
Found by Vinson with static analysis. NOTE: This is a candidate for the 7.8 branch.
2010-07-15mesa: Add error path in compressed_texture_error_check.Vinson Lee
Add error path for unhandled dimensions in compressed_texture_error_check.
2010-07-15r600: fix typo in r700 assemblerAlex Deucher
Noticed by Henri Verbeet on IRC. NOTE: This is a candidate for the 7.8 branch.
2010-07-15radeon: Also flush if it's not the current context that's being destroyed.Henri Verbeet
This avoids calling radeonFlush() during context destruction, when ctx->DrawBuffer would be NULL. NOTE: This is a candidate for the 7.8 branch.
2010-07-15radeon: allow driconf vblank settings with dri2Alex Deucher
fixes: https://bugs.freedesktop.org/show_bug.cgi?id=28771 NOTE: This is a candidate for the 7.8 branch.
2010-07-15st/mesa: fix quad strip trimming bugBrian Paul
The translate_prim() function tries to convert quad strips into tri strips. This is normally OK but we have to check for an odd number of vertices so that we don't accidentally draw an extra triangle. The mesa-demos/src/samples/prim.c demo exercises that. With this fix the stray yellow triangle is no longer drawn. Use the u_trim_pipe_prim() function to make sure that prims have the right number of vertices and avoid calling gallium drawing functions when the prim has a degenerate number of vertices. Plus add comments, clean-up formatting, etc. NOTE: This is a candidate for the 7.8 branch.
2010-07-15mesa: Fix potential out-of-bounds access by _vbo_Materialf.Vinson Lee
_vbo_Materialf calls _vbo_Materialfv, which uses the params argument as an array.
2010-07-14mesa: fix _mesa_Texture/Render/BufferObjectUnpurgeable() return valuesBrian Paul
Fixes piglit object_purgeable-api-pbo, object_purgeable-api-vbo and object_purgeable-api-texture failures with swrast. NOTE: This is a candidate for the 7.8 branch.
2010-07-14mesa: update assertions and fix refcounting in depth/stencil renderbuffer codeBrian Paul
2010-07-14mesa: silence a printf warningBrian Paul
2010-07-13Merge branch 'mesa-2d-registers'Zack Rusin
2010-07-13mesa: add comments and change Index2D to just Index2Zack Rusin
2010-07-14r300/compiler: fix swizzling in the transformation of Abs modifiersMarek Olšák
2010-07-13ir_to_mesa: Add convenience function for opcodes with no src/dst reg.Eric Anholt
Most of flow control is like this.
2010-07-13ir_to_mesa: Add support for variable array indexing of builtin varyings.Eric Anholt
That is to say, gl_TexCoord[i] now works, fixing glsl-texcoord-array on swrast.
2010-07-13ir_to_mesa: Add support for array dereferences on the LHS of assignments.Eric Anholt
The big change is to delay address reg setup until the instruction that needs the deref. It was hard to use the deref chain support for the LHS because it does the copy of the dereffed value to a temporary (to avoid problems when two src regs are array derefs), so we wouldn't haev a pointer to actual storage in the end. Fixes glsl-vs-arrays on swrast.
2010-07-13r300/compiler: implement the Abs source operand modifier for vertex shadersMarek Olšák
2010-07-13r300/compiler: emulate SIN/COS/SCS in r3xx-r4xx vertex shadersMarek Olšák
Despite the docs, the corresponding hardware instructions are r5xx-only.
2010-07-13mesa: s/snprintf/_mesa_snprintf/Vinson Lee
2010-07-12ir_to_mesa: Rely on ir_mat_op_to_vec for matrix multiplication support.Eric Anholt
2010-07-12ir_to_mesa: Emit OPCODE_MAD when we find an ADD of a MUL.Eric Anholt
Bug #27914.
2010-07-12ir_to_mesa: Add support for dereferencing matrices from arrays.Eric Anholt
2010-07-12linker: Stub-out intrastage linkerIan Romanick
2010-07-12Make shader_api.h be C++ friendlyIan Romanick
2010-07-12Merge branch 'master' of git://anongit.freedesktop.org/mesa/mesaMaciej Cencora
2010-07-12r600: Fix include recursion.Vinson Lee
Fix r600_context.h -> r700_oglprog.h -> r600_context.h include recursion.
2010-07-12Revert "ir_to_mesa: Add support for adding/subtracting matrices."Eric Anholt
This reverts commit b4d0c0e0ee983ee614b047799c3e01221a353c98. Now that ir_mat_op_to_vec is landed, this change is no longer needed.
2010-07-12glsl2: Add a new pass at the IR level to break down matrix ops to vector ops.Eric Anholt
This will be used by the Mesa IR and likely most HW backends, as it allows other optimizations to occur that might not otherwise. Fixes glsl-vs-mat-sub-1, glsl-vs-mat-div-1.
generated by cgit v1.2.3 (git 2.39.1) at 2024-07-11 12:47:16 +0000