| Age | Commit message (Collapse) | Author |
|---|
|
avoid calling get_tex_tile() if all texels are in same tile
|
|
|
|
|
|
|
|
|
|
|
|
Also, added some debug printfs
|
|
|
|
|
|
Also, we weren't marking the ztile as dirty after ztesting, fixes gears glitches.
|
|
|
|
|
|
Put tile-related globals into spu_global struct.
Rename c/ztile fields to be more consistant.
|
|
Also, remove ALIGN16_ATTRIB from structs that no longer need it.
|
|
batch buffers
|
|
|
|
|
|
|
|
|
|
CC wasn't quoted in a couple places in src/mesa/Makefile. Also, the
OSMesa link was missing a dependency.
|
|
|
|
same slot
This fixes the glsl/bump.c and glsl/texdemo1.c programs
|
|
If the vertex program writes to an output that's not consumed by the
fragment program, map the vp output to an unused slot.
|
|
|
|
|
|
This came from commit f3aa4de034b0d791ce2e38e8aeb3b3abdb4e3b50 on 1/22/08.
Fixes strange Z buffer glitches seen in progs/glsl/texdemo1.c
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Forcing cell_array_info to be 16-byte aligned makes it more difficult
to stuff that state in batch commands.
|
|
|
|
|
|
The default value is 0, which is TGSI_PROCESSOR_FRAGMENT...not correct
for a vertex shader!
|
|
|
|
Unimplemented micro ops get assertions for now.
|
|
|
|
|
|
|
|
This was essentially a cut-and-paste bug when the instruction fetcher
was added. Also, the test for TGSI_PROCESSOR_FRAGMENT was moved
outside the loop for exec_declaration.
|
|
|
|
|
|
|
|
All of the code is wired in on the SPU side, but it is not called from
the PPU yet. Instruction / declaration fetch still needs to be
implemented in spu_exec.c.
|
|
|
