summaryrefslogtreecommitdiff
path: root/src
AgeCommit message (Collapse)Author
2011-02-26util: Don't create array texture shaders if the driver doesn't support itJakob Bornecrantz
2011-02-25i965/fs: Initial plumbing to support TXD.Kenneth Graunke
This adds the opcode and the code to convert ir_txd to OPCODE_TXD; it doesn't actually add support yet.
2011-02-25i965/fs: Complete TXL support on gen5+.Kenneth Graunke
Initial plumbing existed to turn the ir_txl into OPCODE_TXL, but it was never handled.
2011-02-25i965/fs: Complete TXL support on gen4.Kenneth Graunke
Initial plumbing existed to turn the ir_txl into OPCODE_TXL, but it was never handled.
2011-02-25i965/fs: Use a properly named constant in TXB handling.Kenneth Graunke
The old value, BRW_SAMPLER_MESSAGE_SIMD8_SAMPLE makes it sound like we're doing a non-bias texture lookup. It has the same value as the new constant BRW_SAMPLER_MESSAGE_SIMD8_SAMPLE_BIAS_COMPARE, so there should be no functional changes.
2011-02-25i965: Add #defines for gen4 SIMD8 TXB/TXL with shadow comparison.Kenneth Graunke
From volume 4, page 161 of the public i965 documentation.
2011-02-25gallium/tgsi: shuffle ureg_src structure to work around gcc4.6.0 issueJerome Glisse
There is an issue with gcc 4.6.0 that leads to segfault/assert with mesa due to ureg_src size, reshuffling the structure member to better better alignment work around the issue. http://gcc.gnu.org/bugzilla/show_bug.cgi?id=47893 7.9 + 7.10 candidate Signed-off-by: Jerome Glisse <jglisse@redhat.com>
2011-02-25gallium/st: place value check before value is useJerome Glisse
7.9 & 7.10 candidate Signed-off-by: Jerome Glisse <jglisse@redhat.com>
2011-02-25gallium/util: add 1d/2d mipmap generation supportDave Airlie
so far only hw mipmap generation is testing on softpipe, passes test added to piglit. this requires another patch to mesa to let array textures mipmaps even start to happen.
2011-02-24scons: Reduce all Cygwin platform names to 'cygwin'.Vinson Lee
platform.system in SCons on Cygwin includes the OS version number. Windows XP - CYGWIN_NT-5.1 Windows Vista - CYGWIN_NT-6.0 Windows 7 - CYGWIN_NT-6.1 Reduce all Cygwin platform variants to just 'cygwin' so anything downstream can simply use 'cygwin' instead of the different full platform names.
2011-02-25r600g: explicity set sign bits for RGTCDave Airlie
2011-02-25r600g: bc 4/5 or rgtc textures need to be tiled as well.Dave Airlie
Make the s3tc upload code more generic. Signed-off-by: Dave Airlie <airlied@redhat.com>
2011-02-25r300g: explicit sign bits on RGTC texturesDave Airlie
2011-02-24i965: Increase Sandybridge point size clamp in the clip state.Kenneth Graunke
255.875 matches the hardware documentation. Presumably this was a typo. NOTE: This is a candidate for the 7.10 branch, along with commit 2bfc23fb86964e4153f57f2a56248760f6066033. Reviewed-by: Eric Anholt <eric@anholt.net>
2011-02-24intel: Try using glCopyTexSubImage2D in _mesa_meta_BlitFramebufferNeil Roberts
In the case where glBlitFramebuffer is being used to copy to a texture without scaling it is faster if we can use the hardware to do a blit rather than having to do a texture render. In most of the drivers glCopyTexSubImage2D will use a blit so this patch makes it check for when glBlitFramebuffer is doing a simple copy and then divert to glCopyTexSubImage2D. This was originally proposed as an extension to the common meta-ops. However, it was rejected as using the BLT is only advantageous for Intel hardware. Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=33934 Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
2011-02-24nvc0: fix PointCoord enable in FP headerChristoph Bumiller
2011-02-24nvc0: change TGSI CMP translation to use slctChristoph Bumiller
Saves us the explicit compare instruction needed with selp.
2011-02-24nvc0: sprite coord enable is per GENERIC, not overall indexChristoph Bumiller
2011-02-24nvc0: fix new_value calls using type instead of sizeChristoph Bumiller
2011-02-24nvc0: set local memory usage info in shader headerChristoph Bumiller
Before this, l[] access was a no-op.
2011-02-24nvc0: don't fold loads from local memoryChristoph Bumiller
2011-02-24nvc0: presin and preex2 can load from const spaceChristoph Bumiller
2011-02-24nvc0: kick out empty live rangesChristoph Bumiller
They affect overlap tests even though they're actually empty.
2011-02-24nvc0: preemptively insert branch at ENDIFChristoph Bumiller
Might be necessary if a block sneaks in somewhere, like a common block for moves of phi sources after a loop break. This is harmless and normally will be removed before emission.
2011-02-24nvc0: correct allocation of constrained registersChristoph Bumiller
In linear scan we can't allocate multiple values with different live ranges at the same time to assign them consecutive regs. Maybe we should just switch to graph coloring for all values ...
2011-02-24nvc0: sync textures with render targets ourselvesChristoph Bumiller
Fixes for example piglit/fbo-flushing and nexuiz' bloom effect.
2011-02-24nvc0: improve userspace fencingChristoph Bumiller
Before, there were situations in which we never checked the fences for completion (some loading screens for example) and thus never released memory.
2011-02-24nvc0: values for undefined outputs must have file GPRChristoph Bumiller
2011-02-24nvc0: multiply polygon offset units by 2Christoph Bumiller
Wasn't sure if this still was necessary because the piglit test started to fail at some point on nv50 where we already do this.
2011-02-24nvc0: fix SSGChristoph Bumiller
2011-02-24nvc0: don't visit target blocks of a loop break multiple timesChristoph Bumiller
2011-02-24nvc0: don't overwrite phi sources at the end of a loopChristoph Bumiller
Except the reference to its own result.
2011-02-24gallium/utils: Fix vertex element setupFabian Bieler
Check if element was translated per element instead of per buffer.
2011-02-24svga: Ensure rendertargets and textures are always rebound at every command ↵José Fonseca
buffer start. The svga_update_state() mechanism is inadequate as it will always end up flushing the primitives before processing the SVGA_NEW_COMMAND_BUFFER dirty state flag.
2011-02-24i965: Remember to pack the constant blend color as floats into the batchChris Wilson
Fixes regression from aac120977d1ead319141d48d65c9bba626ec03b8. Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=34597 Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
2011-02-24intel: Reset the buffer offset after releasing reference to packed uploadChris Wilson
Fixes oglc/vbo(basic.bufferdata) Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=34603 Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
2011-02-24i965: Unmap the correct pointer after discontiguous uploadChris Wilson
Fixes piglit/fbo-depth-sample-compare: ==14722== Invalid free() / delete / delete[] ==14722== at 0x4C240FD: free (vg_replace_malloc.c:366) ==14722== by 0x84FBBFD: intel_upload_unmap (intel_buffer_objects.c:695) ==14722== by 0x85205BC: brw_prepare_vertices (brw_draw_upload.c:457) ==14722== by 0x852F975: brw_validate_state (brw_state_upload.c:394) ==14722== by 0x851FA24: brw_draw_prims (brw_draw.c:365) ==14722== by 0x85F2221: vbo_exec_vtx_flush (vbo_exec_draw.c:389) ==14722== by 0x85EF443: vbo_exec_FlushVertices_internal (vbo_exec_api.c:543) ==14722== by 0x85EF49B: vbo_exec_FlushVertices (vbo_exec_api.c:973) ==14722== by 0x86D6A16: _mesa_set_enable (enable.c:351) ==14722== by 0x42CAD1: render_to_fbo (in /home/ickle/git/piglit/bin/fbo-depth-sample-compare) ==14722== by 0x42CEE3: piglit_display (in /home/ickle/git/piglit/bin/fbo-depth-sample-compare) ==14722== by 0x42F508: display (in /home/ickle/git/piglit/bin/fbo-depth-sample-compare) ==14722== Address 0xc606310 is 0 bytes after a block of size 18,720 alloc'd ==14722== at 0x4C244E8: malloc (vg_replace_malloc.c:236) ==14722== by 0x85202AB: copy_array_to_vbo_array (brw_draw_upload.c:256) ==14722== by 0x85205BC: brw_prepare_vertices (brw_draw_upload.c:457) ==14722== by 0x852F975: brw_validate_state (brw_state_upload.c:394) ==14722== by 0x851FA24: brw_draw_prims (brw_draw.c:365) ==14722== by 0x85F2221: vbo_exec_vtx_flush (vbo_exec_draw.c:389) ==14722== by 0x85EF443: vbo_exec_FlushVertices_internal (vbo_exec_api.c:543) ==14722== by 0x85EF49B: vbo_exec_FlushVertices (vbo_exec_api.c:973) ==14722== by 0x86D6A16: _mesa_set_enable (enable.c:351) ==14722== by 0x42CAD1: render_to_fbo (in /home/ickle/git/piglit/bin/fbo-depth-sample-compare) ==14722== by 0x42CEE3: piglit_display (in /home/ickle/git/piglit/bin/fbo-depth-sample-compare) ==14722== by 0x42F508: display (in /home/ickle/git/piglit/bin/fbo-depth-sample-compare) Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=34604 Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
2011-02-24intel: Protect against waiting on a NULL render target boChris Wilson
If we fall back to software rendering due to the render target being absent (GPU hang or other error in creating the named target), then we do not need to nor should we wait upon the results. Reported-by: Magnus Kessler <Magnus.Kessler@gmx.net> Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=34656 Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
2011-02-24r600g: EXT_texture_array support.Dave Airlie
This adds EXT_texture_array support to r600g, it passes the piglit array-texture test but I suspect may not be complete. It currently requires a kernel patch to fix the CS checker to allow these, so you need to use R600_ARRAY_TEXTURE=true for now to enable them. Signed-off-by: Dave Airlie <airlied@redhat.com>
2011-02-24st/mesa: treat 1D ARRAY upload like a depth or 2D array upload.Dave Airlie
This is because the HW doesn't always store a 1D array like a 2D texture, it more likely stores it like 2D texture (i.e. alignments etc). This means we upload each slice separately and let the driver work out where to put it. this might break nvc0 as I can't test it, I have only nv50 here. Signed-off-by: Dave Airlie <airlied@redhat.com>
2011-02-23scons: Fix Cygwin platform names.Vinson Lee
Fixes immediate Python exceptions with SCons on Cygwin.
2011-02-24i915g: Lazy emit dynamic stateJakob Bornecrantz
2011-02-24i915g: Lazy emit immediate stateJakob Bornecrantz
2011-02-24i915g: Disable LIS7 state updates for nowJakob Bornecrantz
2011-02-24i915g: Clean up in i915_state_immediateJakob Bornecrantz
2011-02-24i915g: Remove outdated commentJakob Bornecrantz
2011-02-24i915g: Use dump function in sw winsysJakob Bornecrantz
2011-02-24i915g: Enable mirror repeat wrap modeJakob Bornecrantz
2011-02-24i915g: Always set vbo to flush on flushesJakob Bornecrantz
Reported-by Chris Wilson <chris@chris-wilson.co.uk>
2011-02-23intel: gen3 is particular sensitive to batch sizeChris Wilson
... and prefers a small batch whereas gen4+ prefer a large batch to carry more state. Tuning using openarena/padman indicate that a batch size of just 4096 is best for those cases. Bugzilla: https://bugs.freedesktop.org/process_bug.cgi Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
generated by cgit v1.2.3 (git 2.39.1) at 2024-11-11 06:00:49 +0000