summaryrefslogtreecommitdiff
path: root/src/gallium/drivers/nv04/nv04_state.h
blob: 0d51439e3ffc9f4df2476562c96b37ffe67c1a77 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
#ifndef __NV04_STATE_H__
#define __NV04_STATE_H__

#include "pipe/p_state.h"
#include "tgsi/tgsi_scan.h"

struct nv04_blend_state {
	uint32_t b_enable;
	uint32_t b_src;
	uint32_t b_dst;
};

struct nv04_fragtex_state {
	uint32_t format;
};

struct nv04_sampler_state {
	uint32_t filter;
	uint32_t format;
};

struct nv04_depth_stencil_alpha_state {
	uint32_t control;
};

struct nv04_rasterizer_state {
	uint32_t blend;

	const struct pipe_rasterizer_state *templ;
};

struct nv04_miptree {
	struct pipe_texture base;

	struct pipe_buffer *buffer;
	uint total_size;

	struct {
		uint pitch;
		uint image_offset;
	} level[PIPE_MAX_TEXTURE_LEVELS];
};

struct nv04_fragment_program_data {
	unsigned offset;
	unsigned index;
};

struct nv04_fragment_program {
	struct pipe_shader_state pipe;
	struct tgsi_shader_info info;

	boolean translated;
	boolean on_hw;
	unsigned samplers;

	uint32_t *insn;
	int       insn_len;

	struct nv04_fragment_program_data *consts;
	unsigned nr_consts;

	struct pipe_buffer *buffer;

	uint32_t fp_control;
	uint32_t fp_reg_control;
};



#endif