summaryrefslogtreecommitdiff
path: root/src/gallium/drivers/r600/r600_shader.c
AgeCommit message (Expand)Author
2011-01-12r600g: implement output modifiers and use them to further optimize LRPChristian König
2011-01-12r600g: use special constants for 0, 1, -1, 1.0f, 0.5f etcChristian König
2011-01-12r600g: optimize temp register handling for LRPChristian König
2011-01-12r600g: optimize away CF_INST_POPChristian König
2011-01-12r600g: make dumping of shaders an optionChristian König
2011-01-12r600g: texture instructions also work fine with TGSI_FILE_INPUTChristian König
2011-01-12r600g: DP4 also supports writemaskingChristian König
2011-01-12r600g: Why all this fiddling with tgsi_helper_copy?Christian König
2011-01-11r600g: Fixed SIN/COS/SCS for the case where the operand is a literal.Tilman Sauerbeck
2011-01-07r600g: Update some comments for Evergreen.Henri Verbeet
2011-01-07r600g: Split ALU clauses based on used constant cache lines.Henri Verbeet
2010-12-24r600g: hack around property unknown issues.Dave Airlie
2010-12-15r600g: fix pow(0, 0) evaluating to NaNFredrik Höglund
2010-12-07r600g: remove dead codeJerome Glisse
2010-12-06r600g: avoid useless shader rebuild at draw callJerome Glisse
2010-12-06r600g: build fetch shader from vertex elementsJerome Glisse
2010-12-05r600g: Cleanup fetch shader resources in r600_pipe_shader_destroy().Henri Verbeet
2010-12-03r600g: indentation fixJerome Glisse
2010-12-03r600g: set address of pop instructions to next instructionFabian Bieler
2010-12-03r600g: dump raw shader output for debuggingJerome Glisse
2010-11-23r600g: Removed duplicated call to tgsi_split_literal_constant().Tilman Sauerbeck
2010-11-23r600g: Only compare active vertex elementsMathias Fröhlich
2010-11-19r600g: use full range of VS resources for vertex samplersAlex Deucher
2010-11-19r600g: use meaningful defines for chiprevAlex Deucher
2010-11-19r600g: translate ARR instruction for evergreenAlex Deucher
2010-11-19r600g: add fetch shader capabilitiesJerome Glisse
2010-11-17r600g: code cleanup (indent, trailing space, empty line ...)Jerome Glisse
2010-11-09r600g: translate ARR instructionKeith Whitwell
2010-11-03r600g: propogate resource usage flags to winsys, use to choose bo domainsKeith Whitwell
2010-10-24r600g: Also clear bc data when we're destroying a shader.Tilman Sauerbeck
2010-10-24r600g: Added r600_pipe_shader_destroy().Tilman Sauerbeck
2010-10-21r600g: initial translate state supportDave Airlie
2010-10-20r600g: Ensure r600_src is initialized in tgsi_exp function.Vinson Lee
2010-10-17r600g: add evergreen ARL support.Dave Airlie
2010-10-15r600g: evergreen interpolation support.Dave Airlie
2010-10-15r600g: handle absolute modifier in shader translatorKeith Whitwell
2010-10-14r600g: select linear interpolate if tgsi input requests itDave Airlie
2010-10-14r600g: fixup typo in macro nameDave Airlie
2010-10-14r600g: fixup pos/face ena/address properlyDave Airlie
2010-10-14r600g: only pick centroid coordinate when asked.Dave Airlie
2010-10-14r600g: Fix texture sampling with swizzled coordsFredrik Höglund
2010-10-13r600g: fix relative addressing when splitting constant accessesStephan Schmid
2010-10-13r600g: add shader stencil export support.Dave Airlie
2010-10-11r600g: add TXL opcode support.Dave Airlie
2010-10-11r600g: enable vertex samplers.Dave Airlie
2010-10-07r600g: fix Z export enable bits.Dave Airlie
2010-10-07r600g: fix evergreen interpolation setupAndre Maasikas
2010-10-05r600g: drop use_mem_constant.Dave Airlie
2010-10-04r600g: allow r600_bo to be a sub allocation of a big boJerome Glisse
2010-10-04r600g: rename radeon_ws_bo to r600_boJerome Glisse
generated by cgit v1.2.3 (git 2.39.1) at 2024-11-16 17:20:46 +0000