summaryrefslogtreecommitdiff
path: root/src/mesa/drivers/dri/i965/brw_wm_pass0.c
AgeCommit message (Expand)Author
2009-11-10i965: avoid memsetting all the BRW_WM_MAX_INSN arrays for every compile.Eric Anholt
2009-10-29i965: use macros to get/set prog_instruction::Aux fieldBrian Paul
2009-08-12i965: Handle scalar result swizzling in shared GLSL/non-GLSL code.Eric Anholt
2009-04-14mesa: merge the prog_src_register::NegateBase and NegateAbs fieldsBrian Paul
2009-02-26mesa: replace old prog_instruction::Sampler field with Aux fieldBrian Paul
2009-02-20i965: use the new prog_instruction::TexShadow fieldBrian Paul
2009-02-13i965: the return value of translate_insn() is never used. Make it void.Brian Paul
2009-01-28i965: fix bug in pass0_precalc_mov()Brian Paul
2009-01-28i965: minor comment additions/editsBrian Paul
2009-01-22i965: whitespace changes and reformattingBrian Paul
2008-03-13 [i965] multiple rendering target supportZou Nan hai
2007-04-12 Initial 965 GLSL supportZou Nan hai
2007-02-23Update DRI drivers for new glsl compiler.Brian
2006-08-09Add Intel i965G/Q DRI driver.Eric Anholt
generated by cgit v1.2.3 (git 2.39.1) at 2024-11-06 19:36:56 +0000