summaryrefslogtreecommitdiff
path: root/src/mesa/drivers/dri/i965/brw_wm_state.c
AgeCommit message (Expand)Author
2008-04-18i965: initial attempt at fixing the aperture overflowDave Airlie
2008-01-19[965] Fix WM unit cache keying that broke line stipple and polygon offset.Eric Anholt
2008-01-03[intel] Convert relocations to not be cleared out on buffer submit.Eric Anholt
2008-01-03[965] Fix some missing initialization in WM keys.Eric Anholt
2008-01-02[965] Convert WM unit to use a cache key instead of brw_cache_data.Eric Anholt
2007-12-14[965] Replace the state cache suballocator with direct dri_bufmgr use.Eric Anholt
2007-12-12[intel] Move bufmgr back to context instead of screen, fixing glthreads.Eric Anholt
2007-12-07[965] Convert the driver to dri_bufmgr interface and enable TTM.Eric Anholt
2007-10-26Merge branch '965-glsl'Zou Nan hai
2007-10-04[965] Replace various alignment code with a shared ALIGN() macro.Eric Anholt
2007-09-27Revert "WIP 965 conversion to dri_bufmgr."Eric Anholt
2007-09-27WIP 965 conversion to dri_bufmgr.Eric Anholt
2007-08-29i965: samplers group in fours in WM_STATE. fix bug#9415Xiang, Haihao
2007-06-21 support branch and loop in pixel shaderZou Nan hai
2007-01-06Various warning fixes for i965 driver.Keith Packard
2007-01-06i965: ARB_occlusion_query supportWang Zhenyu
2006-09-07Use lower alignments where possible. Also pad out allocated blocks toKeith Whitwell
2006-09-07Make sure bmBufferOffset is called for all active buffers every timeKeith Whitwell
2006-08-09Add Intel i965G/Q DRI driver.Eric Anholt
generated by cgit v1.2.3 (git 2.39.1) at 2024-10-30 17:03:07 +0000