summaryrefslogtreecommitdiff
path: root/src/mesa/drivers/dri/i965/brw_wm_state.c
AgeCommit message (Expand)Author
2010-11-03intel: Annotate debug printout checks with unlikely().Eric Anholt
2010-10-27Track separate programs for each stageIan Romanick
2010-10-21i965: Correct scratch space allocation.Eric Anholt
2010-10-19i965: Disable thread dispatch when the FS doesn't do any work.Eric Anholt
2010-10-14glsl: Slightly change the semantic of _LinkedShadersIan Romanick
2010-10-13Drop GLcontext typedef and use struct gl_context insteadKristian Høgsberg
2010-08-26i965: Start building direct GLSL2 IR to 965 assembly codegen.Eric Anholt
2010-07-21i965: Set the GEM domain flags for the scratch space.Eric Anholt
2010-06-08intel: Convert remaining dri_bo_emit_reloc to drm_intel_bo_emit_reloc.Eric Anholt
2010-06-08intel: Change dri_bo_* to drm_intel_bo* to consistently use new API.Eric Anholt
2010-04-21intel: Clean up chipset name and gen num for IronlakeZhenyu Wang
2010-01-19i965: Allow for variable-sized auxdata in the state cache.Eric Anholt
2009-12-22intel: Replace IS_G4X() across the driver with context structure usage.Eric Anholt
2009-12-22intel: Replace IS_IGDNG checks with intel->is_ironlake or needs_ff_sync.Eric Anholt
2009-11-17Merge branch 'outputswritten64'Ian Romanick
2009-09-08i965: Respect spec requirement for pixel shader computed depth with no zbuffer.Eric Anholt
2009-07-13i965: add support for new chipsetsXiang, Haihao
2009-04-14i965: checkpoint commit: VS constant buffersBrian Paul
2009-04-03i965: minor code movement, new commentBrian Paul
2009-04-03i965: rename scratch_buffer -> scratch_bo to be consistant with other buffersBrian Paul
2009-03-23i965: Fix occlusion query when no other WM state updates occur.Eric Anholt
2009-03-06i965: avoid unnecessary calls to brw_wm_is_glsl()Brian Paul
2009-02-28mesa: rename, reorder FRAG_RESULT_x tokensBrian Paul
2009-02-02i965: Remove brw->attribs now that we can just always look in the GLcontext.Eric Anholt
2008-11-28i965: Add a new state flag BRW_NEW_NR_SURFACES instead of CACHE_NEW_SURFACEEric Anholt
2008-11-28i965: Remove BRW_WM_LOCK dirty bit, introduced to work around lack of relocs.Eric Anholt
2008-11-12i965: Update WM maximum threads for G4X.Eric Anholt
2008-09-10intel: track bufmgr move to libdrm_intel and bufmgr_fake irq emit/wait change.Eric Anholt
2008-08-24Revert "Revert "Merge branch 'drm-gem'""Dave Airlie
2008-08-24Revert "Merge branch 'drm-gem'"Dave Airlie
2008-08-08intel-gem: Update to new check_aperture API for classic mode.Eric Anholt
2008-06-11[intel-gem] Chase domain flag renaming in the DRM.Eric Anholt
2008-06-03[intel] Convert drivers to using libdrm bufmgr code.Eric Anholt
2008-05-07GEM: Make dri_emit_reloc take GEM domain flags instead of TTM flags.Eric Anholt
2008-04-18i965: initial attempt at fixing the aperture overflowDave Airlie
2008-01-19[965] Fix WM unit cache keying that broke line stipple and polygon offset.Eric Anholt
2008-01-03[intel] Convert relocations to not be cleared out on buffer submit.Eric Anholt
2008-01-03[965] Fix some missing initialization in WM keys.Eric Anholt
2008-01-02[965] Convert WM unit to use a cache key instead of brw_cache_data.Eric Anholt
2007-12-14[965] Replace the state cache suballocator with direct dri_bufmgr use.Eric Anholt
2007-12-12[intel] Move bufmgr back to context instead of screen, fixing glthreads.Eric Anholt
2007-12-07[965] Convert the driver to dri_bufmgr interface and enable TTM.Eric Anholt
2007-10-26Merge branch '965-glsl'Zou Nan hai
2007-10-04[965] Replace various alignment code with a shared ALIGN() macro.Eric Anholt
2007-09-27Revert "WIP 965 conversion to dri_bufmgr."Eric Anholt
2007-09-27WIP 965 conversion to dri_bufmgr.Eric Anholt
2007-08-29i965: samplers group in fours in WM_STATE. fix bug#9415Xiang, Haihao
2007-06-21 support branch and loop in pixel shaderZou Nan hai
2007-01-06Various warning fixes for i965 driver.Keith Packard
2007-01-06i965: ARB_occlusion_query supportWang Zhenyu
generated by cgit v1.2.3 (git 2.39.1) at 2024-11-08 22:34:21 +0000