summaryrefslogtreecommitdiff
path: root/src/mesa/drivers/dri/i965
AgeCommit message (Expand)Author
2010-10-21i965: Correct scratch space allocation.Eric Anholt
2010-10-21i965: Don't emit register spill offsets directly into g0.Eric Anholt
2010-10-21i965: Add support for register spilling.Eric Anholt
2010-10-21i965: Fix gl_FrontFacing emit on pre-gen6.Eric Anholt
2010-10-21i965: Split register allocation out of the ever-growing brw_fs.cpp.Eric Anholt
2010-10-19i965: Use the new style of IF statement with embedded comparison on gen6.Eric Anholt
2010-10-19i965: Set the source operand types for gen6 if/else/endif to integer.Eric Anholt
2010-10-19i965: Add EU emit support for gen6's new IF instruction with comparison.Eric Anholt
2010-10-19i965: Disable thread dispatch when the FS doesn't do any work.Eric Anholt
2010-10-19i965: Remove the gen6 emit_mi_flushes I sprinkled around the driver.Eric Anholt
2010-10-19i965: Tell the shader compiler when we expect depth writes for gen6.Eric Anholt
2010-10-18i965: Remove unused variable.Kenneth Graunke
2010-10-18i965: Fix scissor-offscreen on gen6 like we did pre-gen6.Eric Anholt
2010-10-18i965: Assert out on gen6 VS constant buffer reads that hang the GPU for now.Eric Anholt
2010-10-18i965: Fix a weirdness in NOT handling.Eric Anholt
2010-10-18i965: Disable the debug printf I added for FS disasm.Eric Anholt
2010-10-18i965: Add missing "break" statement.Kenneth Graunke
2010-10-15i965: Set the type of the null register to fix gen6 FS comparisons.Eric Anholt
2010-10-15i965: Fix indentation after commit 3322fbafIan Romanick
2010-10-14glsl: Slightly change the semantic of _LinkedShadersIan Romanick
2010-10-14i965: Fix texturing on pre-gen5.Eric Anholt
2010-10-14i965: Add support for ir_unop_round_even via the RNDE instruction.Kenneth Graunke
2010-10-14i965: Clean up a warning in the old fragment backend.Kenneth Graunke
2010-10-14i965: Enable the new FS backend on pre-gen6 as well.Eric Anholt
2010-10-14i965: Correctly emit the RNDZ instruction.Kenneth Graunke
2010-10-14i965: Use RNDZ for ir_unop_trunc in the new FS.Kenneth Graunke
2010-10-14i965: Use logical-not when emitting ir_unop_ceil.Kenneth Graunke
2010-10-14i965: Add peepholing of conditional mod generation from expressions.Eric Anholt
2010-10-14i965: Add a function for handling the move of boolean values to flag regs.Eric Anholt
2010-10-14i965: Add a pass to the FS to split virtual GRFs to float channels.Eric Anholt
2010-10-14i965: Update the live interval when coalescing regs.Eric Anholt
2010-10-14i965: Set class_sizes[] for the aligned reg pair class.Eric Anholt
2010-10-14Revert "i965: fallback lineloop on sandybridge for now"Zhenyu Wang
2010-10-14i965: Fix GS hang on SandybridgeZhenyu Wang
2010-10-13i965: Add support for rescaling GL_TEXTURE_RECTANGLE coords to new FS.Eric Anholt
2010-10-13Drop GLcontext typedef and use struct gl_context insteadKristian Høgsberg
2010-10-13Rename GLvisual and __GLcontextModes to struct gl_configKristian Høgsberg
2010-10-12i965: Don't rebase the index buffer to min 0 if any arrays are in VBOs.Eric Anholt
2010-10-12i965: Fix missing "break;" in i2b/f2b, and missing AND of CMP result.Eric Anholt
2010-10-11i965: Always use the new FS backend on gen6.Eric Anholt
2010-10-11i965: Fix gen6 pixel_[xy] setup to avoid mixing int and float src operands.Eric Anholt
2010-10-11i965: Don't compute-to-MRF in gen6 VS math.Eric Anholt
2010-10-11i965: Expand uniform args to gen6 math to full registers to get hstride == 1.Eric Anholt
2010-10-11i965: Don't compute-to-MRF in gen6 math instructions.Eric Anholt
2010-10-11i965: Add a couple of checks for gen6 math instruction limits.Eric Anholt
2010-10-11i965: Don't consider gen6 math instructions to write to MRFs.Eric Anholt
2010-10-11i965: Compute to MRF in the new FS backend.Eric Anholt
2010-10-11i965: Give the FB write and texture opcodes the info on base MRF, like math.Eric Anholt
2010-10-11i965: Give the math opcodes information on base mrf/mrf len.Eric Anholt
2010-10-11i965: Move FS backend structures to a header.Eric Anholt
generated by cgit v1.2.3 (git 2.39.1) at 2024-07-05 02:22:28 +0000