summaryrefslogtreecommitdiff
path: root/src/mesa/drivers/dri/intel
AgeCommit message (Expand)Author
2008-07-23intel: Fix CopyTexSubImage's src tiling arg for the blit.Eric Anholt
2008-07-23intel: move renderbuffer mapping to separate functions.Eric Anholt
2008-07-22intel: fix buffer swaps and enable page flipping on 965Jesse Barnes
2008-07-18intel-gem: Bump driver dateIan Romanick
2008-07-18intel: fix texture border issue. (bug #16697)Xiang, Haihao
2008-07-16intel: Clean-up ARB_texture_env_crossbarIan Romanick
2008-07-15intel-gem: Disable spantmp sse/mmx functions when tile swizzling.Eric Anholt
2008-07-11drm-gem: Use new GEM ioctls for tiling state, and support new swizzle modes.Eric Anholt
2008-07-11intel: fix batch flushing problem with cliprects handling.Dave Airlie
2008-07-08i965: official name for GM45 chipsetXiang, Haihao
2008-07-02intel: span rendering requires just a flush before starting, not finish.Eric Anholt
2008-07-02intel-gem: Emit an MI_FLUSH at glFlush() so frontbuffer rendering is flushed.Eric Anholt
2008-07-02intel-gem: Fix y-tile swizzling for our G965 with swizzle_mode=1.Eric Anholt
2008-07-02intel-gem: Fix Y-tiling span setup.Eric Anholt
2008-07-01intel-gem: Move bit 6 x tiling swizzle to a driconf option, and add new mode.Eric Anholt
2008-07-01dri: Take the base image size into account when computingXiang, Haihao
2008-06-26intel: Fix locking when doing intel_region_cow().Eric Anholt
2008-06-26intel: Replace sprinkled intel_batchbuffer_flush with MI_FLUSH or nothing.Eric Anholt
2008-06-24Merge commit 'origin/master' into drm-gemEric Anholt
2008-06-24intel: Fix glCopyPixels when x or y are < 0 in hw coordinates.Eric Anholt
2008-06-24i965: Use the shared intel_pixel_copy.c.Eric Anholt
2008-06-24intel: Same pixel function init for everyone now.Eric Anholt
2008-06-24intel: Avoid glBitmap software fallback for blending when no blending occurs.Eric Anholt
2008-06-24intel: Merge check_blit_fragment_ops between i915/i965.Eric Anholt
2008-06-24intel: Note reasons for blit pixel op fallbacks under INTEL_DEBUG=pix.Eric Anholt
2008-06-24i915: Add support for accelerated glBitmap, shared from 965.Eric Anholt
2008-06-24i915: Fix read != draw drawable for glCopyPixels.Eric Anholt
2008-06-24i915: Allow accelerated pixel ops to be disabled with INTEL_NO_BLIT.Eric Anholt
2008-06-23i915: Accumulate the VB into a local buffer and subdata it in.Eric Anholt
2008-06-23i915: Convert to using VBs instead of inline prims.Eric Anholt
2008-06-21replace __inline and __inline__ with INLINE macroBrian Paul
2008-06-18i915: Note the non-PBO fallback for textured drawpixels under DEBUG_PIXEL.Eric Anholt
2008-06-18i915: Restore the accelerated PBO pixel path functions after GEM changes.Eric Anholt
2008-06-18Merge commit 'origin/master' into drm-gemEric Anholt
2008-06-18i915: Bug #14313: Fix accelerated (PBO) ReadPixels.Eric Anholt
2008-06-18i965: add support for Intel 4 series chipsetsXiang, Haihao
2008-06-17[intel] Fix no_rast option on non-965.Eric Anholt
2008-06-17[intel-gem] Bug #16326: Fix X tile unswizzling on 965.Eric Anholt
2008-06-11commentsBrian Paul
2008-06-11[intel-gem] Chase domain flag renaming in the DRM.Eric Anholt
2008-06-11[gem] Enable bo_reuse by default.Eric Anholt
2008-06-06[intel-gem] Call the new throttle ioctl from swap buffersKeith Packard
2008-06-03Merge commit 'origin/master' into drm-gemKeith Packard
2008-06-04mesa/drm/ttm: allow build against non-TTM aware libdrmDave Airlie
2008-06-03[intel] Convert drivers to using libdrm bufmgr code.Eric Anholt
2008-05-30[intel-gem] Remember last offset of reused BOs to avoid more kernel relocs.Eric Anholt
2008-05-28[intel-gem] Once mapped, leave buffers mapped.Keith Packard
2008-05-26[intel] all flushing in intelEmitCopyBlitKeith Packard
2008-05-25[intel] Enable buffer re-use for gemKeith Packard
2008-05-23Remove stale comment about glFlush().Eric Anholt
generated by cgit v1.2.3 (git 2.39.1) at 2024-06-23 01:48:07 +0000