summaryrefslogtreecommitdiff
path: root/src/mesa/drivers/dri
AgeCommit message (Expand)Author
2010-09-01i965: DP2 produces a scalar result like DP3, DP4, etc.Eric Anholt
2010-09-01r600: cube mipmap levels are aligned to 8 faces only starting from r7xxAndre Maasikas
2010-08-31i965: fix depth test on sandybridgeZhenyu Wang
2010-08-30i965: Clear the cached constant buffer entry in the VS at control flow.Eric Anholt
2010-08-30i965: Align the number of payload regs to 2 again in 16-wide mode.Eric Anholt
2010-08-30i965: Apply the rest of the old-libdrm guard patch.Cedric Vivier
2010-08-30i965: Add support for loops to the new FS backend.Eric Anholt
2010-08-30i965: Make brw_CONT and brw_BREAK take the pop count.Eric Anholt
2010-08-30i965: Add "discard" support to the new FS backend.Eric Anholt
2010-08-30i965: Fix the new implementation of ir_unop_sign to match brw_wm_emit.cEric Anholt
2010-08-30i965: Add support for texturing with bias to i965 FS backend.Eric Anholt
2010-08-29evergreen : fix shader const allocation and instruction bugs.Richard Li
2010-08-28i965: Add initial support for texturing to the new FS backend.Eric Anholt
2010-08-28i965: Add disasm for gen5 sampler messages.Eric Anholt
2010-08-28i965: Move libdrm/C++ hack introduced in fa2deb3d to intel_context.hCedric Vivier
2010-08-27i965: Set the pop count on BRK/CONT inside of an if statement in the FS.Eric Anholt
2010-08-27dri: Get prototype for _mesa_destroy_compiler().Eric Anholt
2010-08-27i965: Don't strip negate/abs flags when assigning uniform locations.Eric Anholt
2010-08-27i965: Add missing handling for BRW_OPCODE_SEL.Eric Anholt
2010-08-27i965: Mask out higher bits of the result of BRW_CMP producing a boolean.Eric Anholt
2010-08-27i965: Fix the types of immediate integer values.Eric Anholt
2010-08-27i965: Add translation for RNDD and RNDZ.Eric Anholt
2010-08-27i965: Add support for ir_binop_mod using do_mod_to_fract.Eric Anholt
2010-08-27i965: Fix swapped instructions in ir_unop_abs and ir_unop_neg.Eric Anholt
2010-08-27i965: Add generate() handling for AND, OR, XOR.Eric Anholt
2010-08-27i965: Add support for if instructions in the new FS backend.Eric Anholt
2010-08-27i965: When encountering an unknown opcode in new FS backend, print its name.Eric Anholt
2010-08-27i965: Fix the maximum grf counting in the new FS backend.Eric Anholt
2010-08-27i965: Validate the IR tree after doing our custom optimization passes.Eric Anholt
2010-08-27i965: Add a bit of support for matrices to the new FS.Eric Anholt
2010-08-27i965: Fix destination writemasking in the new FS.Eric Anholt
2010-08-27i965: Fix swizzling in vector splitting for the new FS backend.Eric Anholt
2010-08-26i965: Add preliminary support for uniforms to the new FS backend.Eric Anholt
2010-08-26i965: Abort on gl_FragDepth in the new FS backend for now.Eric Anholt
2010-08-26i965: Fix up and actually enable the NewShader and NewShaderProgram hooks.Eric Anholt
2010-08-26i965: Hack in avoidance of c++ reserved keyword in libdrm.Eric Anholt
2010-08-26i965: Add GLSL IR-level source annotation and comments to new FS debug.Eric Anholt
2010-08-26i965: Use the implied move in brw_math() in the new FS.Eric Anholt
2010-08-26i965: Add support for in varyings to the new FS codegen.Eric Anholt
2010-08-26i965: Start building the codegen visitor.Eric Anholt
2010-08-26i965: Start building direct GLSL2 IR to 965 assembly codegen.Eric Anholt
2010-08-26i965: Add new pass to split vectors into scalar variablesEric Anholt
2010-08-26i965: Add a pass for the FS to reduce vector expressions down to scalar.Eric Anholt
2010-08-26i965: Start building 965 FS backend.Eric Anholt
2010-08-26i965: Add support for destination RelAddr writes in the VS.Eric Anholt
2010-08-26i965: Fix the test for variable indexing of shader inputs.Eric Anholt
2010-08-26intel: Merge identical cases in switch statement.Nick Bowler
2010-08-26r600: fix vertex buffer size calculationAndre Maasikas
2010-08-25r600: Remove unnecessary headers.Vinson Lee
2010-08-25r300: Remove unnecessary header.Vinson Lee
generated by cgit v1.2.3 (git 2.39.1) at 2024-11-03 17:42:30 +0000