summaryrefslogtreecommitdiff
path: root/src/mesa/drivers
AgeCommit message (Expand)Author
2010-09-09Revert "glapi: Implement optional dispatch logging"Kristian Høgsberg
2010-09-09glsl2: Add EmitNoNoise flag, use it to remove noise opcodesIan Romanick
2010-09-09glapi: Implement optional dispatch loggingKristian Høgsberg
2010-09-09dri/nouveau: Expose EXT_texture_env_combine.Francisco Jerez
2010-09-09dri/nv10-nv20: Add support for NV_texture_env_combine4.Francisco Jerez
2010-09-09dri/nv04: Add support for NV_texture_env_combine4.Francisco Jerez
2010-09-09dri/nouveau: Minor cleanup.Francisco Jerez
2010-09-09r600: add TXL instruction and note about TXBAndre Maasikas
2010-09-09r600: remove depth exports move, just set to output x <- z in the export intr...Andre Maasikas
2010-09-09r600: protect cleanup instructions from double freeAndre Maasikas
2010-09-09r600: remove mask from output intructionsAndre Maasikas
2010-09-09r600: allow relative addressing of temps, inputs, outputsAndre Maasikas
2010-09-09r600: handle LIT writemaskAndre Maasikas
2010-09-09r600: fix rsq from negative inputAndre Maasikas
2010-09-08glsl: add several EmitNo* options, and MaxUnrollIterationsLuca Barbieri
2010-09-08glsl: make compiler options per-targetLuca Barbieri
2010-09-08dri: Unset current context and dispatch table when unbindingKristian Høgsberg
2010-09-07i965: Enable EXT_framebuffer_blit internally.Kenneth Graunke
2010-09-07i965: Store the byte address in the VS constant buffer as an integer.Eric Anholt
2010-09-07i965: Make pixel_xy results UW.Eric Anholt
2010-09-07i965: Don't bother with RNDZ for f2i.Eric Anholt
2010-09-07i965: Add some validation on BRW_OPCODE_MUL and ADD's arguments.Eric Anholt
2010-09-07i965: Add assertion for another requirement about types.Eric Anholt
2010-09-07i965: Align the start of attribute interp coefficients in FS to use PLN.Eric Anholt
2010-09-07i965: Just assert when we flagged a compile error in the FS for now.Eric Anholt
2010-09-07i965: Clean up fs_reg setup by using a helper for constructors.Eric Anholt
2010-09-07i965: When using the new FS backend, don't validate the Mesa IR version.Eric Anholt
2010-09-07i965: Add a bit of validation for some ISA restrictions in the docs.Eric Anholt
2010-09-07i965: set the source width/stride when handling reladdr dests in the VS.Eric Anholt
2010-09-07dri: Make it a little clearer that we're not dereferencing a NULL pointernobled
2010-09-07dri: Use the right type for the API tokennobled
2010-09-07nouveau: restore nouveau_class.h for nv04-nv20Luca Barbieri
2010-09-05radeon: Add radeon_buffer_objects.c.Henri Verbeet
2010-09-05r200: Add radeon_buffer_objects.c.Henri Verbeet
2010-09-05radeon: Make do_blit_readpixels() into a PBO work.Henri Verbeet
2010-09-05r300g,r300c: memset the compiler struct to zerosMarek Olšák
2010-09-04r300/compiler: Remove stray break statementTom Stellard
2010-09-05r300/compiler: fix the instruction limit in vertex shadersMarek Olšák
2010-09-04r300/compiler: indent printed instructions according to the branch depthMarek Olšák
2010-09-04r300/compiler: use limits from the compiler input instead of inline constantsMarek Olšák
2010-09-04r300/compiler: improve register allocation with indexable temporaries for VSMarek Olšák
2010-09-04r300/compiler: fix handling of indexed temporaries in peepholeMarek Olšák
2010-09-04r300/compiler: disable deadcode elimination for indexed dst operandsMarek Olšák
2010-09-04r300/compiler: allocate at least FS inputs if register allocation is disabledMarek Olšák
2010-09-04r300g: add a new debug option which disables compiler optimizationsMarek Olšák
2010-09-04r300/compiler: compute the final number of temporaries during translationMarek Olšák
2010-09-04r300/compiler: make optimizations not use 0.5 swizzles in vertex shadersMarek Olšák
2010-09-04r300/compiler: use peephole and constant folding for vertex shaders tooMarek Olšák
2010-09-04r300/compiler: remove unused enum OPCODE_REPL_ALPHAMarek Olšák
2010-09-04r300/compiler: refactor fragment shader compilationMarek Olšák
generated by cgit v1.2.3 (git 2.39.1) at 2024-11-06 18:28:59 +0000