summaryrefslogtreecommitdiff
path: root/src
AgeCommit message (Collapse)Author
2009-09-24Merge branch 'mesa_7_6_branch'Brian Paul
Conflicts: src/mesa/vbo/vbo_exec_array.c
2009-09-24Merge branch 'mesa_7_5_branch' into mesa_7_6_branchBrian Paul
2009-09-24softpipe: Increase GL_MAX_3D_TEXTURE_SIZE to 256.Vinson Lee
2009-09-24i965: Emit zero initialization for NV VP temporaries as required.Eric Anholt
This is similar to what r300 does inside the driver, but I've added it as a generic option since it seems most hardware will want it. Fixes piglit nv-init-zero-reg.vpfp and nv-init-zero-addr.vpfp.
2009-09-24i965: Remove assert about NV_vp now that it somewhat works.Eric Anholt
2009-09-24i965: Load NV program matrices when required.Eric Anholt
2009-09-24mesa: Initialize NV_vertex_program fields for the parameter lists and such.Eric Anholt
This helps let drivers treat NV_vp like ARB_vp.
2009-09-24mesa: remove glEnable(GL_DEPTH_BOUNDS_TEST_EXT) check/warningBrian Paul
At the time of the enable there may not be a Z buffer, but one may be attached to the FBO later.
2009-09-24mesa: remove rgbMode check in enable_texture()Brian Paul
If the currently bound FBO isn't yet validated it's possible for rgbMode to be zero so we'll lose the texture enable. This could fix some FBO rendering glitches, but I don't know of any specific instances.
2009-09-24intel: use default array/element buffers in intel_generate_mipmap()Brian Paul
If there happened to be a bound VBO when intel_generate_mipmap() was called we blew up because of a bad vertex array pointer. Fixes regnumonline, bug 23859.
2009-09-24mesa: replace assertion with no-op function assignmentBrian Paul
2009-09-24mesa: added commentBrian Paul
2009-09-24vbo: limit number of warnings to 10Brian Paul
Otherwise some apps will emit tons of warnings.
2009-09-24Merge branch 'mesa_7_6_branch'Pauli Nieminen
2009-09-24radeon: Fix scissors for r600 KMS.Pauli Nieminen
Radeon generic scissors code had problem that some of code was using exclusive and some inclusive bottom right corner. Only r600 driver is using exclusive coordinate so changed generic code to pass inclusive coordinate and r600 driver changes BR coordinate to be exclusive.
2009-09-24Merge branch 'mesa_7_6_branch'Brian Paul
Conflicts: src/mesa/drivers/dri/r600/r700_assembler.c src/mesa/drivers/dri/r600/r700_chip.c src/mesa/drivers/dri/r600/r700_render.c src/mesa/drivers/dri/r600/r700_vertprog.c src/mesa/drivers/dri/r600/r700_vertprog.h src/mesa/drivers/dri/radeon/radeon_span.c
2009-09-24Merge branch 'mesa_7_5_branch' into mesa_7_6_branchBrian Paul
2009-09-24gallium/trace: casts to silence warningsBrian Paul
2009-09-24tgsi/sse: remove old commentsBrian Paul
2009-09-24tgsi/sse: implement SEQ, SGT, SLE, SNEBrian Paul
2009-09-24tgsi/sse: Pass the lodbias, not zero. More comments.Brian Paul
This fixes the glean/glsl1 "texture2D(), with bias" test when using SSE.
2009-09-24mesa: added default case return to silence warningBrian Paul
2009-09-24glsl: init var to silence warningBrian Paul
2009-09-24glsl: fix missing initializers warningBrian Paul
2009-09-24trace: fix printf warningsKeith Whitwell
2009-09-24softpipe: fix compiler warningsKeith Whitwell
2009-09-24pipebuffer: fix printf warningsKeith Whitwell
2009-09-24pipebuffer: fix warningsKeith Whitwell
2009-09-24draw: fix warningKeith Whitwell
2009-09-24r600 : fix draw_prim bug: vertex fetcher setting.Richard Li
2009-09-24softpipe: Use portable INLINE macro.José Fonseca
2009-09-24softpipe: Update SConscript.José Fonseca
2009-09-24r600 : disable draw_prim for now.Richard Li
2009-09-24r600: add support for CUBE textures, also TXPAndre Maasikas
seems to work here ...
2009-09-24r600: fix typo in the last commitAlex Deucher
128 gprs, 256 reg-based consts
2009-09-24r600: various cleanupsAlex Deucher
- max texture size is 8k, but mesa doesn't support that at the moment. - attempt to set shader limits to what the hw actually supports - clean up some old r300 cruft - no need to explicitly disable irqs. This is fixed in the drm now. Signed-off-by: Alex Deucher <alexdeucher@gmail.com>
2009-09-24r600: fix some issues with LIT instructionAndre Maasikas
- MUL_LIT is ALU.Trans instruction - some Trans instructions can take 3 arguments - don't clobber dst.x, use dst.z as temp, it'll get written correct value in last insn - respect source swizzles
2009-09-24r600: fix point sizesAlex Deucher
registers takes radius
2009-09-24r600: fix polygon offsetAlex Deucher
2009-09-24radeon: don't build non-r600 span code on r600Alex Deucher
2009-09-24r600: minor span cleanupsAlex Deucher
2009-09-24r600: support position_invariant programsAndre Maasikas
2009-09-24r600: add span support for 1D tilesAlex Deucher
1D tile span support for depth/stencil/color/textures Z and stencil buffers are always tiled, so this fixes sw access to Z and stencil buffers. color and textures are currently linear, but this adds span support when we implement 1D tiling. This fixes the text in progs/demos/engine and progs/tests/z*
2009-09-24r600: fix warningAlex Deucher
Noticed by rnoland on IRC.
2009-09-24r600: fix texcoords from constantsAndre Maasikas
with some minor updates from Richard.
2009-09-24r600: enable caching of vertex programsAndre Maasikas
2009-09-24r600: check if textures are actually enabled before submissionAlex Deucher
noticed by taiu on IRC.
2009-09-24r600: fix ftp for dri1Alex Deucher
We use t->bo for dri1 since r600 uses CS for dri1.
2009-09-24r600: don't setup hardware state if TFPDave Airlie
if we have a BO here it means TFP and we should have set it up already. tested by b0le on #radeon
2009-09-24r600: fix dri2 clippingAlex Deucher
generated by cgit v1.2.3 (git 2.39.1) at 2024-11-03 20:54:57 +0000