summaryrefslogtreecommitdiff
path: root/src/mesa/drivers/dri/sis/sis_reg.h
blob: e40c4371bfe8a24dba4016f4a6d25f10ee5f02d3 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
/**************************************************************************

Copyright 2000 Silicon Integrated Systems Corp, Inc., HsinChu, Taiwan.
Copyright 2003 Eric Anholt
All Rights Reserved.

Permission is hereby granted, free of charge, to any person obtaining a
copy of this software and associated documentation files (the
"Software"), to deal in the Software without restriction, including
without limitation the rights to use, copy, modify, merge, publish,
distribute, sub license, and/or sell copies of the Software, and to
permit persons to whom the Software is furnished to do so, subject to
the following conditions:

The above copyright notice and this permission notice (including the
next paragraph) shall be included in all copies or substantial portions
of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. IN NO EVENT SHALL
ERIC ANHOLT OR SILICON INTEGRATED SYSTEMS CORP BE LIABLE FOR ANY CLAIM,
DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR
OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE
USE OR OTHER DEALINGS IN THE SOFTWARE.

**************************************************************************/

/*
 * Authors:
 *   Sung-Ching Lin <sclin@sis.com.tw>
 *   Eric Anholt <anholt@FreeBSD.org>
 */

#ifndef _sis_reg_h_
#define _sis_reg_h_

/*
 * Define All the Register Address of 6327
 */
#define REG_SRC_ADDR			0x8200
#define REG_SRC_PITCH			0x8204
#	define BLIT_DEPTH_8		0x00000000
#	define BLIT_DEPTH_15		0x40000000
#	define BLIT_DEPTH_16		0x80000000
#	define BLIT_DEPTH_32		0xc0000000
#define REG_SRC_X_Y			0x8208
#define REG_DST_X_Y			0x820c
#define REG_DST_ADDR			0x8210
#define REG_DST_PITCH_HEIGHT		0x8214
#define REG_WIDTH_HEIGHT		0x8218
#define REG_PATFG			0x821c
#define REG_PATBG			0x8220
#define REG_SRCFG			0x8224
#define REG_SRCBG			0x8228
#define REG_MONOPAT0			0x822c
#define REG_MONOPAT1			0x8230
#define REG_CLIPLT			0x8234
#define REG_CLIPRB			0x8238
#define REG_BLIT_CMD			0x823c
#	define CMD_ROP_PAT		0x0000f000
#	define CMD_ROP_SRC		0x0000cc00
#	define CMD_DD_ENABLE		0x00000006
#	define CMD_SRC_VIDEO		0x00000000
#	define CMD_SRC_CPU		0x00000010
#	define CMD_DIR_X_DEC		0x00000000
#	define CMD_DIR_X_INC		0x00010000
#	define CMD_DIR_Y_DEC		0x00000000
#	define CMD_DIR_Y_INC		0x00020000

#define REG_CommandQueue		0x8240
 
#define REG_3D_TSFSa                    0x8800
#define REG_3D_TSZa                     0x8804
#define REG_3D_TSXa                     0x8808
#define REG_3D_TSYa                     0x880C
#define REG_3D_TSARGBa                  0x8810
#define REG_3D_TSWGa                    0x8814
#define REG_3D_TSUAa                    0x8818
#define REG_3D_TSVAa                    0x881C
#define REG_3D_TSUBa                    0x8820
#define REG_3D_TSVBa                    0x8824
#define REG_3D_TSUCa                    0x8828
#define REG_3D_TSVCa                    0x882C

#define REG_3D_TSFSb                    0x8830
#define REG_3D_TSZb                     0x8834
#define REG_3D_TSXb                     0x8838
#define REG_3D_TSYb                     0x883C
#define REG_3D_TSARGBb                  0x8840
#define REG_3D_TSWGb                    0x8844
#define REG_3D_TSUAb                    0x8848
#define REG_3D_TSVAb                    0x884C
#define REG_3D_TSUBb                    0x8850
#define REG_3D_TSVBb                    0x8854
#define REG_3D_TSUCb                    0x8858
#define REG_3D_TSVCb                    0x885C

#define REG_3D_TSFSc                    0x8860
#define REG_3D_TSZc                     0x8864
#define REG_3D_TSXc                     0x8868
#define REG_3D_TSYc                     0x886C
#define REG_3D_TSARGBc                  0x8870
#define REG_3D_TSWGc                    0x8874
#define REG_3D_TSUAc                    0x8878
#define REG_3D_TSVAc                    0x887C
#define REG_3D_TSUBc                    0x8880
#define REG_3D_TSVBc                    0x8884
#define REG_3D_TSUCc                    0x8888
#define REG_3D_TSVCc                    0x888C

/*
 * REG_3D_AGPCmdSetting (89e4h-89f7)
 */
#define REG_3D_AGPCmBase                0x89E4
#define REG_3D_AGPRmDwNum               0x89E8
#define REG_3D_AGPTtDwNum               0x89EC
#define REG_3D_AGPCmFire                0x89F0

#define REG_3D_ParsingSet               0x89F4
#define REG_3D_PrimitiveSet             0x89F8
#define REG_3D_ShadeMode                0x89F8
#define REG_3D_EngineFire               0x89FC
#define REG_3D_EngineStatus             0x89FC
#define REG_3D_TEnable                  0x8A00
#define REG_3D_TEnable2                 0x8A04

#define REG_3D_ZSet                     0x8A08
#define REG_3D_ZBias                    0x8A0C
#define REG_3D_ZStWriteMask             0x8A10

#define REG_3D_ZAddress                 0x8A14
#define REG_3D_AlphaSet                 0x8A18
#define REG_3D_AlphaAddress             0x8A1C
#define REG_3D_DstSet                   0x8A20
#define REG_3D_DstAlphaWriteMask        0x8A24

#define REG_3D_DstAddress               0x8A28

#define REG_3D_LinePattern              0x8A2C

#define REG_3D_FogSet                   0x8A30

#define REG_3D_FogFarDistance           0x8A34
#define REG_3D_FogInverseDistance       0x8A38
#define REG_3D_FogFactorDensity         0x8A3C

#define REG_3D_StencilSet               0x8A44
#define REG_3D_StencilSet2              0x8A48
#define REG_3D_StencilAddress           0x8A4C

#define REG_3D_DstBlendMode             0x8A50
#define REG_3D_SrcBlendMode             0x8A50
#define REG_3D_ClipTopBottom            0x8A54
#define REG_3D_ClipLeftRight            0x8A58

#define REG_3D_Brightness               0x8A5C

#define REG_3D_BumpMapSet               0x8A68
#define REG_3D_BumpMapAddress           0x8A6C
#define REG_3D_BumpMapPitch             0x8A70
#define REG_3D_BumpMapMatrix0           0x8A74
#define REG_3D_BumpMapMatrix1           0x8A78

/*
 * Define the Texture Register Address of 6326
 */
#define REG_3D_TextureSet                     0x8A7C
#define REG_3D_TextureWidthHeight             0x8A7C
#define REG_3D_TextureMip                     0x8A80

#define REG_3D_TextureTransparencyColorHigh    0x8A84
#define REG_3D_TextureTransparencyColorLow     0x8A88
#define REG_3D_TextureBorderColor              0x8A8C
#define REG_3D_TextureAddress0                 0x8A90
#define REG_3D_TextureAddress1                 0x8A94
#define REG_3D_TextureAddress2                 0x8A98
#define REG_3D_TextureAddress3                 0x8A9C
#define REG_3D_TextureAddress4                 0x8AA0
#define REG_3D_TextureAddress5                 0x8AA4
#define REG_3D_TextureAddress6                 0x8AA8
#define REG_3D_TextureAddress7                 0x8AAC
#define REG_3D_TextureAddress8                 0x8AB0
#define REG_3D_TextureAddress9                 0x8AB4
#define REG_3D_TextureAddress10                0x8AB8
#define REG_3D_TextureAddress11                0x8ABC
#define REG_3D_TexturePitch0                   0x8AC0
#define REG_3D_TexturePitch1                   0x8AC0
#define REG_3D_TexturePitch2                   0x8AC4
#define REG_3D_TexturePitch3                   0x8AC4
#define REG_3D_TexturePitch4                   0x8AC8
#define REG_3D_TexturePitch5                   0x8AC8
#define REG_3D_TexturePitch6                   0x8ACC
#define REG_3D_TexturePitch7                   0x8ACC
#define REG_3D_TexturePitch8                   0x8AD0
#define REG_3D_TexturePitch9                   0x8AD0
#define REG_3D_TexturePitch10                  0x8AD4

#define REG_3D_Texture1Set                     0x8ADC
#define REG_3D_Texture1WidthHeight             0x8ADC
#define REG_3D_Texture1Mip                     0x8AE0

#define REG_3D_Texture1TransparencyColorHigh   0x8AE4
#define REG_3D_Texture1TransparencyColorLow    0x8AE8
#define REG_3D_Texture1BorderColor             0x8AEC
#define REG_3D_Texture1Address0                0x8AF0
#define REG_3D_Texture1Address1                0x8AF4
#define REG_3D_Texture1Address2                0x8AF8
#define REG_3D_Texture1Address3                0x8AFC
#define REG_3D_Texture1Address4                0x8B00
#define REG_3D_Texture1Address5                0x8B04
#define REG_3D_Texture1Address6                0x8B08
#define REG_3D_Texture1Address7                0x8B0C
#define REG_3D_Texture1Address8                0x8B10
#define REG_3D_Texture1Address9                0x8B14
#define REG_3D_Texture1Address10               0x8B18
#define REG_3D_Texture1Address11               0x8B1C
#define REG_3D_Texture1Pitch0                  0x8B20
#define REG_3D_Texture1Pitch1                  0x8B20
#define REG_3D_Texture1Pitch2                  0x8B24
#define REG_3D_Texture1Pitch3                  0x8B24
#define REG_3D_Texture1Pitch4                  0x8B28
#define REG_3D_Texture1Pitch5                  0x8B28
#define REG_3D_Texture1Pitch6                  0x8B2C
#define REG_3D_Texture1Pitch7                  0x8B2C
#define REG_3D_Texture1Pitch8                  0x8B30
#define REG_3D_Texture1Pitch9                  0x8B30
#define REG_3D_Texture1Pitch10                 0x8B34

#define REG_3D_TextureBlendFactor              0x8B3C
#define REG_3D_TextureColorBlendSet0           0x8B40
#define REG_3D_TextureColorBlendSet1           0x8B44
#define REG_3D_TextureAlphaBlendSet0           0x8B48
#define REG_3D_TextureAlphaBlendSet1           0x8B4C
/*
 * Define the End of Primitive List of 6326
 */
#define REG_3D_EndPrimitiveList                0X8B50


/*
 * Define the Stipple Register Address of 6326
 */
#define REG_3D_Stipple0                        0X8B60

#define REG_3D_TexturePalette                  0x8C00

/*
 * REG_CommandQueue -- (8240h-8243h)
 */
#define MASK_QueueLen				0x0000ffff
#define SiS_EngIdle2d				0x80000000
#define SiS_EngIdle				0xe0000000
#define MASK_EngState				0xf0000000

/*
 * REG_3D_ParsingSet -- Define Parsing Mask (89F4h-89F7h)
 */
#define MASK_VertexDWSize			0xf0000000
#define MASK_VertexDataFormat			0x0fff0000
/* Because the original MASK_PsVertex_* names of these bits appared to be
 * wrong, new names SiS_PS_* based off of the 4.3.0 driver and research are
 * below.
 */
#define SiS_PS_HAS_XYZ				MASK_PsVertex_HAS_RHW
#define SiS_PS_HAS_W				MASK_PsVertex_HAS_NORMALXYZ
#define SiS_PS_HAS_DIFFUSE			MASK_PsVertex_HAS_SPECULAR
#define SiS_PS_HAS_SPECULAR			MASK_PsVertex_HAS_DIFFUSE
#define SiS_PS_HAS_UV0				MASK_PsVertex_HAS_UVSet2
#define SiS_PS_HAS_UV1				MASK_PsVertex_HAS_UVSet3
#define MASK_PsVertex_HAS_RHW			0x08000000
#define MASK_PsVertex_HAS_NORMALXYZ		0x04000000
#define MASK_PsVertex_HAS_DIFFUSE		0x02000000
#define MASK_PsVertex_HAS_SPECULAR		0x01000000
#define MASK_PsUVSet				0x00ff0000
#define MASK_PsVertex_HAS_1SetUV		0x00800000
#define MASK_PsVertex_HAS_2SetUV		0x00c00000
#define MASK_PsVertex_HAS_3SetUV		0x00e00000
#define MASK_PsVertex_HAS_UVSet1		0x00800000
#define MASK_PsVertex_HAS_UVSet2		0x00400000
#define MASK_PsVertex_HAS_UVSet3		0x00200000
#define MASK_PsCullDirection_CCW		0x00008000
#define MASK_PsShadingMode			0x00007000
/* XXX Shading modes just a guess, but seem to work*/
#define MASK_PsShadingFlatA			0x00001000
#define MASK_PsShadingFlatB			0x00002000
#define MASK_PsShadingFlatC			0x00003000
#define MASK_PsShadingSmooth			0x00004000
#define MASK_PsTextureFrom			0x000003f0
#define MASK_PsTexture0FromA			0x00000000
#define MASK_PsTexture1FromA			0x00000000
#define MASK_PsTexture1FromB			0x00000040
#define MASK_PsBumpTextureFromA			0x00000000
#define MASK_PsBumpTextureFromB			0x00000010
#define MASK_PsBumpTextureFromC			0x00000020
#define MASK_PsDataType				0x0000000f
#define MASK_PsPointList			0x00000000
#define MASK_PsLineList				0x00000004
#define MASK_PsLineStrip			0x00000005
#define MASK_PsTriangleList			0x00000008
#define MASK_PsTriangleStrip			0x00000009
#define MASK_PsTriangleFan			0x0000000a

/*
 * REG_3D_PrimitiveSet -- Define Fire Primitive Mask (89F8h-89FBh)
 */
#define MASK_DrawPrimitiveCommand       0x00000007
#define MASK_SetFirePosition            0x00001F00
#define MASK_BumpTextureFrom            0x00030000
#define MASK_Texture1From               0x000C0000
#define MASK_Texture0From               0x00300000
#define MASK_ShadingMode                0x07000000
#define MASK_CullDirection              0x08000000

#define OP_3D_POINT_DRAW		0x00000000
#define OP_3D_LINE_DRAW			0x00000001
#define OP_3D_TRIANGLE_DRAW		0x00000002

#define OP_3D_DIRECTION_RIGHT		0x00000000
#define OP_3D_DIRECTION_LEFT		0x00000100
#define OP_3D_DIRECTION_HORIZONTAL	0x00000000
#define OP_3D_DIRECTION_VERTICAL	0x00000100

#define OP_3D_FIRE_TFIRE		0x00000000
#define OP_3D_FIRE_TSARGBa		0x00000100
#define OP_3D_FIRE_TSWa			0x00000200
#define OP_3D_FIRE_TSVAa		0x00000300
#define OP_3D_FIRE_TSVBa		0x00000400
#define OP_3D_FIRE_TSVCa		0x00000500

#define OP_3D_FIRE_TSARGBb		0x00000900
#define OP_3D_FIRE_TSWb			0x00000a00
#define OP_3D_FIRE_TSVAb		0x00000b00
#define OP_3D_FIRE_TSVBb		0x00000c00
#define OP_3D_FIRE_TSVCb		0x00000d00

#define OP_3D_FIRE_TSARGBc		0x00001100
#define OP_3D_FIRE_TSWc			0x00001200
#define OP_3D_FIRE_TSVAc		0x00001300
#define OP_3D_FIRE_TSVBc		0x00001400
#define OP_3D_FIRE_TSVCc		0x00001500

#define OP_3D_Texture0FromA		0x00000000
#define OP_3D_Texture0FromB		0x00100000
#define OP_3D_Texture0FromC		0x00200000
#define OP_3D_Texture1FromA             0x00000000
#define OP_3D_Texture1FromB             0x00040000
#define OP_3D_Texture1FromC             0x00080000
#define OP_3D_TextureBumpFromA          0x00000000
#define OP_3D_TextureBumpFromB          0x00010000
#define OP_3D_TextureBumpFromC          0x00020000

#define OP_3D_CullDirection_CCW		0x08000000

#define SHADE_FLAT_VertexA		0x01000000
#define SHADE_FLAT_VertexB		0x02000000
#define SHADE_FLAT_VertexC		0x03000000
#define SHADE_GOURAUD			0x04000000

/*
 *           Define Command Queue Length Mask (89FCh-89FF)
 */
#define MASK_CmdQueueLen                0x0FFF0000

/*
 * REG_3D_TEnable -- Define Capility Enable Mask (8A00h-8A03h)
 */
#define MASK_DitherEnable               0x00000001
#define MASK_BlendEnable                0x00000002
#define MASK_FogTestEnable              0x00000004
#define MASK_FogEnable                  0x00000008
#define MASK_SpecularEnable             0x00000010
#define MASK_FogPerspectiveEnable      0x00000020
#define MASK_TextureCacheClear          0x00000040
#define MASK_TextureCacheEnable         0x00000080
#define MASK_BumpMapEnable              0x00000100
#define MASK_TexturePerspectiveEnable   0x00000200
#define MASK_TextureEnable              0x00000400
#define MASK_CullEnable                 0x00000800
#define MASK_TextureNumUsed             0x0000F000
#define MASK_AlphaBufferEnable          0x00010000
#define MASK_AlphaTestEnable            0x00020000
#define MASK_AlphaWriteEnable           0x00040000
#define MASK_ZTestEnable                0x00080000
#define MASK_ZWriteEnable               0x00100000
#define MASK_StencilBufferEnable        0x00200000
#define MASK_StencilTestEnable          0x00400000
#define MASK_StencilWriteEnable         0x00800000
#define MASK_Texture0TransparencyEnable 0x01000000
#define MASK_Texture1TransparencyEnable 0x02000000
#define MASK_TextureAWrapUCorrection    0x04000000
#define MASK_TextureAWrapVCorrection    0x08000000
#define MASK_TextureBWrapUCorrection    0x10000000
#define MASK_TextureBWrapVCorrection    0x20000000
#define MASK_TextureCWrapUCorrection    0x40000000
#define MASK_TextureCWrapVCorrection    0x80000000

/*
 * REG_3D_TEnable2 -- Define Capility Enable Mask2 (8A04h-8A07h)
 */
#define MASK_Texture0BlockTextureEnable 0x00000001
#define MASK_Texture1BlockTextureEnable 0x00000002
#define MASK_Texture0AnisotropicEnable  0x00000010
#define MASK_Texture1AnisotropicEnable  0x00000020
#define MASK_TextureMipmapBiasEnable    0x00000040
#define MASK_LinePatternEnable          0x00000100
#define MASK_StippleAlphaEnable         0x00000200
#define MASK_StippleEnable              0x00000400
#define MASK_AntiAliasEnable            0x00000800
#define MASK_ZMaskWriteEnable           0x00001000
#define MASK_StencilMaskWriteEnable     0x00002000
#define MASK_AlphaMaskWriteEnable       0x00004000
#define MASK_ColorMaskWriteEnable       0x00008000
#define MASK_ZCacheClear                0x00010000
#define MASK_ZCacheEnable               0x00020000
#define MASK_StencilCacheClear          0x00040000
#define MASK_StencilCacheEnable         0x00080000
#define MASK_AlphaCacheClear            0x00100000
#define MASK_AlphaCacheEnable           0x00200000
#define MASK_ColorCacheClear            0x00400000
#define MASK_ColorCacheEnable           0x00800000

/*
 * REG_3D_ZSet -- Define Z Buffer Setting Mask (8A08h-8A0Bh)
 */
#define MASK_ZBufferPitch               0x00000FFF
#define MASK_ZTestMode                  0x00070000
#define MASK_ZBufferInSystem            0x00080000
#define MASK_ZBufferFormat              0x01F00000

#define SiS_Z_COMP_NEVER		0x00000000
#define SiS_Z_COMP_S_LT_B		0x00010000
#define SiS_Z_COMP_S_EQ_B		0x00020000
#define SiS_Z_COMP_S_LE_B		0x00030000
#define SiS_Z_COMP_S_GT_B		0x00040000
#define SiS_Z_COMP_S_NE_B		0x00050000
#define SiS_Z_COMP_S_GE_B		0x00060000
#define SiS_Z_COMP_ALWAYS		0x00070000

#define SiS_ZFORMAT_Z16			0x00000000
#define SiS_ZFORMAT_Z16_INT		0x00100000
#define SiS_ZFORMAT_S1Z15		0x00400000
#define SiS_ZFORMAT_S1Z15_INT		0x00500000
#define SiS_ZFORMAT_Z32			0x00800000
#define SiS_ZFORMAT_S1Z31		0x00C00000
#define SiS_ZFORMAT_S2Z30		0x00D00000
#define SiS_ZFORMAT_S4Z28		0x00E00000
#define SiS_ZFORMAT_S8Z24		0x00F00000
#define SiS_ZFORMAT_FZ30		0x01800000
#define SiS_ZFORMAT_FS1Z30		0x01C00000
#define SiS_ZFORMAT_FS2Z30		0x01D00000

/*
 * REG_3D_ZBias -- Define Z Buffer Setting Mask (8A0Ch-8A0Fh)
 */
#define MASK_ZBias                      0xFFFFFFFF

/*
 * REG_3D_ZStWriteMask -- Define Z and Stencil Buffer Mask (8A10h-8A13h)
 */
#define MASK_ZWriteMask                 0x00FFFFFF

/*
 * REG_3D_ZAddress -- Define Z Buffer Base Address(8A14h-8A17h)
 */
#define MASK_ZAddress                   0xFFFFFFFF

/*
 * REG_3D_AlphaSet -- Define Alpha Buffer Setting Mask (8A18h-8A1Bh)
 */
#define MASK_AlphaBufferPitch           0x000003FF
#define MASK_AlphaRefValue              0x00FF0000
#define MASK_AlphaTestMode              0x07000000
#define MASK_AlphaBufferInSystem        0x08000000
#define MASK_AlphaBufferFormat          0x30000000

#define SiS_ALPHA_NEVER			0x00000000
#define SiS_ALPHA_LESS			0x01000000
#define SiS_ALPHA_EQUAL			0x02000000
#define SiS_ALPHA_LEQUAL		0x03000000
#define SiS_ALPHA_GREATER		0x04000000
#define SiS_ALPHA_NOTEQUAL		0x05000000
#define SiS_ALPHA_GEQUAL		0x06000000
#define SiS_ALPHA_ALWAYS		0x07000000

/*
 * REG_3D_AlphaAddress -- Define Alpha Buffer Base Address(8A1Ch-8A1Fh)
 */
#define MASK_AlphaAddress               0xFFFFFFFF

/*
 * REG_3D_DstSet -- Define Destination Buffer Setting Mask (8A20h-8A23h)
 */
#define MASK_DstBufferPitch             0x00000FFF
#define MASK_DstBufferFormat            0x000F0000
#define MASK_DstBufferBitDepth          0x00300000
#define MASK_DstBufferRgbOrder          0x00400000
#define MASK_DstBufferInSystem          0x00800000
#define MASK_Dst7BitFormat              0x007F0000
#define MASK_ROP2                       0x0F000000

#define DST_FORMAT_RGB_555		0x00100000
#define DST_FORMAT_RGB_565		0x00110000
#define DST_FORMAT_ARGB_1555		0x00120000
#define DST_FORMAT_ARGB_4444		0x00130000
#define DST_FORMAT_ARGB_1888		0x00300000
#define DST_FORMAT_ARGB_2888		0x00310000
#define DST_FORMAT_ARGB_4888		0x00320000
#define DST_FORMAT_ARGB_8888		0x00330000
#define DST_FORMAT_ARGB_0888		0x00340000

#define DST_FORMAT_BGR_555		0x00500000
#define DST_FORMAT_BGR_565		0x00510000
#define DST_FORMAT_ABGR_1555		0x00520000
#define DST_FORMAT_ABGR_4444		0x00530000
#define DST_FORMAT_ABGR_1888		0x00700000
#define DST_FORMAT_ABGR_2888		0x00710000
#define DST_FORMAT_ABGR_4888		0x00720000
#define DST_FORMAT_ABGR_8888		0x00730000
#define DST_FORMAT_ABGR_0888		0x00740000

#define LOP_CLEAR			0x00000000
#define LOP_NOR				0x01000000
#define LOP_AND_INVERTED		0x02000000
#define LOP_COPY_INVERTED		0x03000000
#define LOP_AND_REVERSE			0x04000000
#define LOP_INVERT			0x05000000
#define LOP_XOR				0x06000000
#define LOP_NAND			0x07000000
#define LOP_AND				0x08000000
#define LOP_EQUIV			0x09000000
#define LOP_NOOP			0x0a000000
#define LOP_OR_INVERTED			0x0b000000
#define LOP_COPY			0x0c000000
#define LOP_OR_REVERSE			0x0d000000
#define LOP_OR				0x0e000000
#define LOP_SET				0x0f000000

/*
 * REG_3D_DstAlphaWriteMask -- Define Destination/Alpha  Buffer Write Mask (8A24h-8A27h)
 */
#define MASK_ColorWriteMask             0x00FFFFFF
#define MASK_AlphaWriteMask             0xFF000000

/*
 * REG_3D_DstAddress -- Define Destination Buffer Base Address(8A1Ch-8A1Fh)
 */
#define MASK_DstAddress                 0xFFFFFFFF

/*
 * REG_3D_LinePattern -- Define Line Pattern (8A2Ch-8A2Fh)
 */
#define MASK_LinePatternRepeatFactor    0x00007FFF
#define MASK_LinePatternLastPixelFlag   0x00008000
#define MASK_LinePattern                0xFFFF0000

/*
 * REG_3D_FogSet -- Define Fog Mask (8A30h-8A33h)
 */
#define MASK_FogColor                   0x00FFFFFF
#define MASK_FogMode                    0x07000000
#define MASK_FogZLookup		        0x08000000

#define FOGMODE_CHEAP			0x04000000
#define FOGMODE_LINEAR			0x05000000
#define FOGMODE_EXP			0x06000000
#define FOGMODE_EXP2			0x07000000

/*
 * REG_3D_FogStartEnd -- Define Fog Start End Setting	(0x8A34 - 0x8A37)
 */
#define MASK_FogFarDistance		0x0007FFFF

/*
 * REG_3D_FogStartEnd -- Define Fog End Setting		(0x8A38 - 0x8A3B)
 */
#define MASK_FogInvFarDistance		0x0007FFFF

/*
 * REG_3D_FogFactorDensity		(0x8A3C - 0x8A3F)
 */
#define MASK_FogDensity                 0x0003FFFF
#define MASK_FogFactor                  0xFF000000

/*
 * REG_3D_StencilSet -- Define stencil test (8A44h-8A47h)
 */
#define MASK_StencilValueMask		0x000000ff
#define MASK_StencilRefMask		0x0000ff00
#define MASK_StencilTestMode		0x07000000
#define MASK_StencilBufferInSystem	0x08000000
#define MASK_StencilFormat		0x30000000

#define SiS_STENCIL_NEVER		0x00000000
#define SiS_STENCIL_LESS		0x01000000
#define SiS_STENCIL_EQUAL		0x02000000
#define SiS_STENCIL_LEQUAL		0x03000000
#define SiS_STENCIL_GREATER		0x04000000
#define SiS_STENCIL_NOTEQUAL		0x05000000
#define SiS_STENCIL_GEQUAL		0x06000000
#define SiS_STENCIL_ALWAYS		0x07000000

#define STENCIL_FORMAT_1		0x00000000
#define STENCIL_FORMAT_2		0x10000000
#define STENCIL_FORMAT_4		0x20000000
#define STENCIL_FORMAT_8		0x30000000

/*
 * REG_3D_StencilSet2 -- Define stencil test (8A4h-8A47h)
 */
#define MASK_StencilBufferPitch         0x00000FFF
#define MASK_StencilZPassOp             0x00007000
#define MASK_StencilZFailOp             0x00070000
#define MASK_StencilFailOp              0x00700000
#define MASK_StencilWriteMask           0xFF000000

#define SiS_SFAIL_KEEP			0x00000000
#define SiS_SFAIL_ZERO			0x00100000
#define SiS_SFAIL_REPLACE		0x00200000
#define SiS_SFAIL_INCR			0x00300000	/* guess -- was _WRAP */
#define SiS_SFAIL_DECR			0x00400000	/* guess -- was _WRAP */
#define SiS_SFAIL_INVERT		0x00500000
#define SiS_SFAIL_INCR_WRAP		0x00600000	/* guess */
#define SiS_SFAIL_DECR_WRAP		0x00700000	/* guess */

#define SiS_SPASS_ZFAIL_KEEP		0x00000000
#define SiS_SPASS_ZFAIL_ZERO		0x00010000
#define SiS_SPASS_ZFAIL_REPLACE		0x00020000
#define SiS_SPASS_ZFAIL_INCR		0x00030000	/* guess -- was _WRAP */
#define SiS_SPASS_ZFAIL_DECR		0x00040000	/* guess -- was _WRAP */
#define SiS_SPASS_ZFAIL_INVERT		0x00050000
#define SiS_SPASS_ZFAIL_INCR_WRAP	0x00060000	/* guess */
#define SiS_SPASS_ZFAIL_DECR_WRAP	0x00070000	/* guess */

#define SiS_SPASS_ZPASS_KEEP		0x00000000
#define SiS_SPASS_ZPASS_ZERO		0x00001000
#define SiS_SPASS_ZPASS_REPLACE		0x00002000
#define SiS_SPASS_ZPASS_INCR		0x00003000	/* guess -- was _WRAP */
#define SiS_SPASS_ZPASS_DECR		0x00004000	/* guess -- was _WRAP */
#define SiS_SPASS_ZPASS_INVERT		0x00005000
#define SiS_SPASS_ZPASS_INCR_WRAP	0x00006000	/* guess */
#define SiS_SPASS_ZPASS_DECR_WRAP	0x00007000	/* guess */

/*
 * REG_3D_DstBlendMode			(0x8A50 - 0x8A53)
 */
#define MASK_SrcBlendMode		0x0000000F
#define MASK_DstBlendMode		0x000000F0

#define SiS_D_ZERO			0x00000000
#define SiS_D_ONE			0x00000010
#define SiS_D_SRC_COLOR			0x00000020
#define SiS_D_ONE_MINUS_SRC_COLOR	0x00000030
#define SiS_D_SRC_ALPHA			0x00000040
#define SiS_D_ONE_MINUS_SRC_ALPHA	0x00000050
#define SiS_D_DST_ALPHA			0x00000060
#define SiS_D_ONE_MINUS_DST_ALPHA	0x00000070
#define SiS_D_DST_COLOR			0x00000080
#define SiS_D_ONE_MINUS_DST_COLOR	0x00000090
#define SiS_D_SRC_ALPHA_SAT		0x000000a0

#define SiS_S_ZERO			0x00000000
#define SiS_S_ONE			0x00000001
#define SiS_S_SRC_COLOR			0x00000002
#define SiS_S_ONE_MINUS_SRC_COLOR	0x00000003
#define SiS_S_SRC_ALPHA			0x00000004
#define SiS_S_ONE_MINUS_SRC_ALPHA	0x00000005
#define SiS_S_DST_ALPHA			0x00000006
#define SiS_S_ONE_MINUS_DST_ALPHA	0x00000007
#define SiS_S_DST_COLOR			0x00000008
#define SiS_S_ONE_MINUS_DST_COLOR	0x00000009
#define SiS_S_SRC_ALPHA_SATURATE	0x0000000a
#define SiS_S_BOTH_SRC_ALPHA		0x0000000b
#define SiS_S_BOTH_ONE_MINUS_SRC_ALPHA	0x0000000c

/*
 * REG_3D_ClipTopBottom			(0x8A54 - 0x8A57)
 */
#define MASK_BottomClip			0x00001FFF
#define MASK_TopClip			0x03FFE000

/*
 * REG_3D_ClipLeftRight			(0x8A58 - 0x8A5B)
 */
#define MASK_RightClip			0x00001FFF
#define MASK_LeftClip			0x03FFE000

/* 
 * REG_3D_TextureSet			(0x8A7C - 0x8A7F)
 * REG_3D_Texture1Set			(0x8ADC - 0x8ADF)
 */
#define MASK_TextureHeight		0x0000000F
#define MASK_TextureWidth		0x000000F0
#define MASK_TextureLevel		0x00000F00
#define MASK_TextureSignYUVFormat	0x00001000
#define MASK_TextureMappingMode		0x00FF0000
#define MASK_TextureWrapU		0x00010000
#define MASK_TextureWrapV		0x00020000
#define MASK_TextureMirrorU		0x00040000
#define MASK_TextureMirrorV		0x00080000
#define MASK_TextureClampU		0x00100000
#define MASK_TextureClampV		0x00200000
#define MASK_TextureBorderU		0x00400000
#define MASK_TextureBorderV		0x00800000
#define MASK_TextureFormat		0xFF000000
#define MASK_TextureBitDepth		0x70000000
#define MASK_TextureRgbOrder		0x80000000

#define TEXEL_INDEX1			0x00000000
#define TEXEL_INDEX2			0x01000000
#define TEXEL_INDEX4			0x02000000
#define TEXEL_INDEX8			0x03000000

#define TEXEL_INDEX1WithAlpha		0x04000000
#define TEXEL_INDEX2WithAlpha		0x05000000
#define TEXEL_INDEX4WithAlpha		0x06000000
#define TEXEL_INDEX8WithAlpha		0x07000000

#define TEXEL_I1			0x10000000
#define TEXEL_I2			0x11000000
#define TEXEL_I4			0x12000000
#define TEXEL_I8			0x13000000

#define TEXEL_DXT1			0x19000000
#define TEXEL_DXT2			0x1A000000
#define TEXEL_DXT3			0x1B000000

#define TEXEL_YUV422			0x20000000
#define TEXEL_YVU422			0x21000000
#define TEXEL_UVY422			0x22000000
#define TEXEL_VUY422			0x23000000
#define TEXEL_YUV411			0x24000000

#define TEXEL_L1			0x30000000
#define TEXEL_L2			0x31000000
#define TEXEL_L4			0x32000000
#define TEXEL_L8			0x33000000

#define TEXEL_AL11			0x34000000
#define TEXEL_AL44			0x35000000
#define TEXEL_AL26			0x37000000
#define TEXEL_AL88			0x38000000

#define TEXEL_A1			0x40000000
#define TEXEL_A2			0x41000000
#define TEXEL_A4			0x42000000
#define TEXEL_A8			0x43000000

#define TEXEL_RGB_332_8			0x50000000
#define TEXEL_RGB_233_8			0x51000000
#define TEXEL_RGB_232_8			0x52000000
#define TEXEL_ARGB_1232_8		0x53000000
#define TEXEL_ARGB_2222_8		0x54000000

#define TEXEL_RGB_555_16		0x60000000
#define TEXEL_RGB_565_16		0x61000000
#define TEXEL_ARGB_1555_16		0x62000000
#define TEXEL_ARGB_4444_16		0x63000000

#define TEXEL_ARGB_1888_32		0x70000000
#define TEXEL_ARGB_2888_32		0x71000000
#define TEXEL_ARGB_4888_32		0x72000000
#define TEXEL_ARGB_8888_32		0x73000000
#define TEXEL_ARGB_0888_32		0x74000000

#define TEXEL_BGR_332_8			0xD0000000
#define TEXEL_BGR_233_8			0xD1000000
#define TEXEL_BGR_232_8			0xD2000000
#define TEXEL_ABGR_1232_8		0xD3000000
#define TEXEL_ABGR_2222_8		0xD4000000

#define TEXEL_BGR_555_16		0xE0000000
#define TEXEL_BGR_565_16		0xE1000000
#define TEXEL_ABGR_1555_16		0xE2000000
#define TEXEL_ABGR_4444_16		0xE3000000

#define TEXEL_ABGR_1888_32		0xF0000000
#define TEXEL_ABGR_2888_32		0xF1000000
#define TEXEL_ABGR_4888_32		0xF2000000
#define TEXEL_ABGR_8888_32		0xF3000000
#define TEXEL_ABGR_0888_32		0xF4000000

#define TEXEL_VU88			0x00000000
#define TEXEL_LVU655			0x00800000
#define TEXEL_LVU888			0x01000000
#define TEXEL_UV88			0x02000000
#define TEXEL_LUV655			0x02800000
#define TEXEL_LUV888			0x03000000

/* 
 * REG_3D_TextureMip			(0x8A80 - 0x8A83)
 * REG_3D_Texture1Mip			(0x8AE0 - 0x8AE3)
 */
#define MASK_TextureAnisotropyRatio	0x0000000F
#define MASK_TextureMipmapLodBias	0x00003FF0
#define MASK_TextureFilterMin		0x0001C000
#define MASK_TextureFilterMag		0x00020000
#define MASK_TextureFilter		0x0003C000
#define MASK_TextureLevelInSystem	0x3FFC0000
#define MASK_TextureLevel0InSystem	0x00040000
#define MASK_TextureBlockLength		0xF0000000

#define TEXTURE_FILTER_NEAREST			0x00000000
#define TEXTURE_FILTER_LINEAR			0x00004000
#define TEXTURE_FILTER_NEAREST_MIP_NEAREST	0x00008000
#define TEXTURE_FILTER_NEAREST_MIP_LINEAR	0x00010000
#define TEXTURE_FILTER_LINEAR_MIP_NEAREST	0x0000c000
#define TEXTURE_FILTER_LINEAR_MIP_LINEAR	0x00014000

/* 
 * REG_3D_TextureTransparencyColorHigh	(0x8A84 - 0x8A87)
 * REG_3D_Texture1TransparencyColorHigh	(0x8AE4 - 0x8AE7)
 */
#define MASK_TextureTransparencyColorHighB	0x000000FF
#define MASK_TextureTransparencyColorHighG	0x0000FF00
#define MASK_TextureTransparencyColorHighR	0x00FF0000
#define MASK_TextureAlphaTransparencyMode	0x08000000

/* 
 * REG_3D_TextureTransparencyColorLow	(0x8A88 - 0x8A8B)
 * REG_3D_Texture1TransparencyColorLow	(0x8AE8 - 0x8AEB)
 */
#define MASK_TextureTransparencyColorLowB	0x000000FF
#define MASK_TextureTransparencyColorLowG	0x0000FF00
#define MASK_TextureTransparencyColorLowR	0x00FF0000
#define MASK_TextureBlockHeight			0x07000000
#define MASK_TextureBlockWidth			0x70000000

/* 
 * REG_3D_TextureTransparencyColorLow	(0x8A8C - 0x8A8F)
 * REG_3D_Texture1TransparencyColorLow	(0x8AEC - 0x8AEF)
 */
#define MASK_TextureBorderColorB       0x000000FF
#define MASK_TextureBorderColorG       0x0000FF00
#define MASK_TextureBorderColorR       0x00FF0000
#define MASK_TextureBorderColorA       0xFF000000

/*
 * REG_3D_TexturePitch0-10		(0x8AC0 - 0x8AD7)
 * REG_3D_Texture1Pitch0-10		(0x8B20 - 0x8B37)
 */
#define MASK_TexturePitchOdd		0x000003FF
#define MASK_TexturePitchEven		0x03FF0000
#define SHIFT_TexturePitchEven		16

/*
 * REG_3D_TextureColorBlendSet0		(0x8B40 - 0x8B43)
 * REG_3D_TextureColorBlendSet1		(0x8B44 - 0x8B46)
 * REG_3D_TextureAlphaBlendSet0		(0x8B40 - 0x8B43)
 * REG_3D_TextureAlphaBlendSet1		(0x8B44 - 0x8B46)
 */
#define STAGE0_C_CF			0xa1485000
#define STAGE0_C_CS			0xc1485000
#define STAGE0_C_CFCS			0xa1705000
#define STAGE0_C_CFOMAS_CSAS		0xc534c001
#define STAGE0_C_CFOMCS_CCCS		0x4530c001

#define STAGE0_A_AF			0x63230000
#define STAGE0_A_AS			0xc3230000
#define STAGE0_A_AFAS			0x63c30000
#define STAGE0_A_AFOMAS_ACAS		0x46c60001

#define STAGE1_C_CF			0xa1485000
#define STAGE1_C_CS			0xe1485000
#define STAGE1_C_CFCS			0xa1785000
#define STAGE1_C_CFOMAS_CSAS		0xe5394001
#define STAGE1_C_CFOMCS_CCCS		0x45394001

#define STAGE1_A_AF			0xa3230000
#define STAGE1_A_AS			0xe3230000
#define STAGE1_A_AFAS			0xa3e30000
#define STAGE1_A_AFOMAS_ACAS		0x4aea0001

/* What registers are these associated with? */
#define MASK_BMMemoryInSystem           0x00000080
#define MASK_BMHeight                   0x00000F00
#define MASK_BMWidth                    0x0000F000
#define MASK_BMFilter                   0x00010000
#define MASK_BMMappingMode              0x007E0000
#define MASK_BMFormat                   0x07800000
#define MASK_BMTxBumpmap                0x08000000

#define MASK_BMAddress                  0xFFFFFFFC

#define MASK_BMOffset                   0xFF800000
#define MASK_BMScale                    0x007FE000
#define MASK_BMPitch                    0x00001FFF

#define MASK_BMMatrix00                 0x000007FF
#define MASK_BMMatrix01                 0x07FF0000
#define MASK_BMMatrix10                 0x000007FF
#define MASK_BMMatrix11                 0x07FF0000

#define MASK_TextureRealInSystem        0x00000001
#define MASK_TextureDowngrade           0x00000002

#define ALPHA_BUFFER_FORMAT_1           0x00000000
#define ALPHA_BUFFER_FORMAT_2           0x10000000
#define ALPHA_BUFFER_FORMAT_4           0x20000000
#define ALPHA_BUFFER_FORMAT_8           0x30000000

#endif