summaryrefslogtreecommitdiff
path: root/target
diff options
context:
space:
mode:
authorPhil Edworthy <PHIL.EDWORTHY@renesas.com>2011-05-09 14:12:53 +0100
committerPeter Korsgaard <jacmet@sunsite.dk>2011-07-18 23:26:12 +0200
commitd5247aa842274348de4ed928a062d0027feb87d7 (patch)
tree68729b31357d3662618295209b3f95ac03e591c7 /target
parentb8ee6635ed6339e2676f64903d0c079cdd968c3c (diff)
sh: Fix Buildroot sh targets to match gnuconfig targets
sh2eb and sh2a_nofpueb gnuconfig targets are no longer supported in Buildroot. This patch replaces these Buildroot targets with sh2 and sh2a respectively, and adds sh4a targets as these are widely used. To build for devices without an fpu, the relevant toolchain flags will have to be specified. Signed-off-by: Phil Edworthy <phil.edworthy@renesas.com> Acked-by: Thomas Petazzoni <thomas.petazzoni@free-electrons.com> Signed-off-by: Peter Korsgaard <jacmet@sunsite.dk>
Diffstat (limited to 'target')
-rw-r--r--target/Config.in.arch32
1 files changed, 19 insertions, 13 deletions
diff --git a/target/Config.in.arch b/target/Config.in.arch
index 91956ec01..5e9fad486 100644
--- a/target/Config.in.arch
+++ b/target/Config.in.arch
@@ -211,18 +211,22 @@ choice
help
Specific CPU variant to use
-config BR2_sh2a_nofpueb
- bool "sh2a_nofpueb"
-config BR2_sh2eb
- bool "sh2eb"
+config BR2_sh2
+ bool "sh2 (SH2 big endian)"
+config BR2_sh2a
+ bool "sh2a (SH2A big endian)"
config BR2_sh3
- bool "sh3"
+ bool "sh3 (SH3 little endian)"
config BR2_sh3eb
- bool "sh3eb"
+ bool "sh3eb (SH3 big endian)"
config BR2_sh4
- bool "sh4"
+ bool "sh4 (SH4 little endian)"
config BR2_sh4eb
- bool "sh4eb"
+ bool "sh4eb (SH4 big endian)"
+config BR2_sh4a
+ bool "sh4a (SH4A little endian)"
+config BR2_sh4aeb
+ bool "sh4aeb (SH4A big endian)"
endchoice
#
@@ -489,12 +493,14 @@ config BR2_ARCH
default "mips" if BR2_mips
default "mipsel" if BR2_mipsel
default "powerpc" if BR2_powerpc
- default "sh2a_nofpueb" if BR2_sh2a_nofpueb
- default "sh2eb" if BR2_sh2eb
+ default "sh2" if BR2_sh2
+ default "sh2a" if BR2_sh2a
default "sh3" if BR2_sh3
default "sh3eb" if BR2_sh3eb
default "sh4" if BR2_sh4
default "sh4eb" if BR2_sh4eb
+ default "sh4a" if BR2_sh4a
+ default "sh4aeb" if BR2_sh4aeb
default "sh64" if BR2_sh64
default "sparc" if BR2_sparc
default "x86_64" if BR2_x86_64
@@ -510,10 +516,10 @@ config BR2_ARCH
config BR2_ENDIAN
string
default "LITTLE" if BR2_arm || BR2_bfin || BR2_i386 || BR2_mipsel || \
- BR2_sh3 || BR2_sh4 || BR2_x86_64 || BR2_sh64
+ BR2_sh3 || BR2_sh4 || BR2_sh4a || BR2_x86_64 || BR2_sh64
default "BIG" if BR2_armeb || BR2_avr32 || BR2_m68k || BR2_mips || \
- BR2_powerpc || BR2_sh2a_nofpueb || BR2_sh2eb || \
- BR2_sh3eb || BR2_sh4eb || BR2_sparc
+ BR2_powerpc || BR2_sh2 || BR2_sh2a || \
+ BR2_sh3eb || BR2_sh4eb || BR2_sh4aeb || BR2_sparc
config BR2_GCC_TARGET_TUNE
string