summaryrefslogtreecommitdiff
path: root/src/mesa/drivers/dri
AgeCommit message (Expand)Author
2010-10-11i965: Always use the new FS backend on gen6.Eric Anholt
2010-10-11i965: Fix gen6 pixel_[xy] setup to avoid mixing int and float src operands.Eric Anholt
2010-10-11i965: Don't compute-to-MRF in gen6 VS math.Eric Anholt
2010-10-11i965: Expand uniform args to gen6 math to full registers to get hstride == 1.Eric Anholt
2010-10-11i965: Don't compute-to-MRF in gen6 math instructions.Eric Anholt
2010-10-11i965: Add a couple of checks for gen6 math instruction limits.Eric Anholt
2010-10-11i965: Don't consider gen6 math instructions to write to MRFs.Eric Anholt
2010-10-11intel_extensions: Add ability to set GLSL version via environmentChad Versace
2010-10-11r200: revalidate after radeon_update_renderbuffersDaniel Vetter
2010-10-11i965: Compute to MRF in the new FS backend.Eric Anholt
2010-10-11i965: Give the FB write and texture opcodes the info on base MRF, like math.Eric Anholt
2010-10-11i965: Give the math opcodes information on base mrf/mrf len.Eric Anholt
2010-10-11i965: Move FS backend structures to a header.Eric Anholt
2010-10-11i965: Reduce register interference checks for changed FS_OPCODE_DISCARD.Eric Anholt
2010-10-11i965: Split FS_OPCODE_DISCARD into two steps.Eric Anholt
2010-10-10dri/nv10: Fake fast Z clears for pre-nv17 cards.Francisco Jerez
2010-10-10dri/nouveau: Minor cleanup.Francisco Jerez
2010-10-08i965: Initialize member variables.Vinson Lee
2010-10-08i965: Silence unused variable warning on non-debug builds.Vinson Lee
2010-10-08i965: Silence unused variable warning on non-debug builds.Vinson Lee
2010-10-08i915: Silence unused variable warning in non-debug builds.Vinson Lee
2010-10-08i915: Silence unused variable warning in non-debug builds.Vinson Lee
2010-10-08intel: Enable GL_ARB_explicit_attrib_locationIan Romanick
2010-10-08i965: Add register coalescing to the new FS backend.Eric Anholt
2010-10-08i965: Enable attribute swizzling (repositioning) in the gen6 SF.Eric Anholt
2010-10-08i965: Fix new FS gen6 interpolation for sparsely-populated arrays.Eric Anholt
2010-10-08i965: Fix gen6 WM push constants updates.Eric Anholt
2010-10-08i965: Handle swizzles in the addition of YUV texture constants.Eric Anholt
2010-10-08i965: Drop the check for YUV constants in the param list.Eric Anholt
2010-10-08i965: Drop the check for duplicate _mesa_add_state_reference.Eric Anholt
2010-10-07i965: Normalize cubemap coordinates like is done in the Mesa IR path.Eric Anholt
2010-10-07i965: Disable emitting if () statements on gen6 until we really fix them.Eric Anholt
2010-10-07gles2: Add GL_EXT_texture_format_BGRA8888 supportKristian Høgsberg
2010-10-06i965: Fix gen6 pointsize handling to match pre-gen6.Eric Anholt
2010-10-06i965: Don't assume that WPOS is always provided on gen6 in the new FS.Eric Anholt
2010-10-06i965: Add support for gl_FrontFacing on gen6.Eric Anholt
2010-10-06i965: Refactor gl_FrontFacing setup out of general variable setup.Eric Anholt
2010-10-06i965: Gen6's sampler messages are the same as Ironlake.Eric Anholt
2010-10-06i965: Don't do 1/w multiplication in new FS for gen6Eric Anholt
2010-10-06i965: Add some clarification of the WECtrl field.Eric Anholt
2010-10-06i965: Fix botch in the header_present case in the new FS.Eric Anholt
2010-10-06i965: Fix up IF/ELSE/ENDIF for gen6.Eric Anholt
2010-10-06i965: Gen6 no longer has the IFF instruction; always use IF.Eric Anholt
2010-10-06i965: Add back gen6 headerless FB writes to the new FS backend.Eric Anholt
2010-10-06i965: Also do constant propagation for the second operand of CMP.Eric Anholt
2010-10-06i965: Enable the constant propagation code.Eric Anholt
2010-10-04i965: Add support for gen6 FB writes to the new FS.Eric Anholt
2010-10-04i965: In disasm, gen6 fb writes don't put msg reg # in destreg_conditionalmod.Eric Anholt
2010-10-04i965: Add initial folding of constants into operand immediate slots.Eric Anholt
2010-10-04i965: Add trivial dead code elimination in the new FS backend.Eric Anholt
generated by cgit v1.2.3 (git 2.39.1) at 2024-11-01 23:35:22 +0000