summaryrefslogtreecommitdiff
path: root/src/mesa/drivers/dri/i965/brw_eu_emit.c
AgeCommit message (Expand)Author
2010-12-24i965: use align1 access mode for instructions with execSize=1 in VSXiang, Haihao
2010-12-23i965: Correct the dp_read message descriptor setup on g4x.Eric Anholt
2010-12-22i965: explicit tell header present for fb write on sandybridgeZhenyu Wang
2010-12-21i965: Avoid using float type for raw moves, to work around SNB issue.Eric Anholt
2010-12-09i965: Add support for gen6 reladdr VS constant loading.Eric Anholt
2010-12-09i965: Add support for gen6 constant-index constant loading.Eric Anholt
2010-12-09i965: Clean up VS constant buffer location setup.Eric Anholt
2010-12-07i965: Work around gen6 ignoring source modifiers on math instructions.Eric Anholt
2010-12-07i965: Handle saturates on gen6 math instructions.Eric Anholt
2010-12-06i965: Add support for the instruction compression bits on gen6.Eric Anholt
2010-12-06i965: Make the sampler's implied move on gen6 be a raw move.Eric Anholt
2010-12-06i965: Fix up gen6 samplers for their usage by brw_wm_emit.cEric Anholt
2010-12-06i965: Don't smash a group of coordinates doing gen6 16-wide sampler headers.Eric Anholt
2010-12-01i965: Add support for gen6 CONTINUE instruction emit.Eric Anholt
2010-12-01i965: Add support for gen6 BREAK ISA emit.Eric Anholt
2010-12-01i965: Add support for gen6 DO/WHILE ISA emit.Eric Anholt
2010-11-10i965: fix dest type of 'endif' on sandybridgeZhenyu Wang
2010-10-26i965: Drop the eot argument to read messages, which can never be set.Eric Anholt
2010-10-26i965: Add support for constant buffer loads on gen6.Eric Anholt
2010-10-26i965: Use SENDC on the first render target write on gen6.Eric Anholt
2010-10-26i965: Clarify an XXX comment in FB writes with real info.Eric Anholt
2010-10-26i965: Add EU code for dword scattered reads (constant buffer array indexing).Eric Anholt
2010-10-22i965: Add support for pull constants to the new FS backend.Eric Anholt
2010-10-21i965: Don't emit register spill offsets directly into g0.Eric Anholt
2010-10-21i965: Add support for register spilling.Eric Anholt
2010-10-19i965: Set the source operand types for gen6 if/else/endif to integer.Eric Anholt
2010-10-19i965: Add EU emit support for gen6's new IF instruction with comparison.Eric Anholt
2010-10-14i965: Add support for ir_unop_round_even via the RNDE instruction.Kenneth Graunke
2010-10-14i965: Correctly emit the RNDZ instruction.Kenneth Graunke
2010-10-14i965: Fix GS hang on SandybridgeZhenyu Wang
2010-10-11i965: Add a couple of checks for gen6 math instruction limits.Eric Anholt
2010-10-08i965: Silence unused variable warning on non-debug builds.Vinson Lee
2010-10-06i965: Fix up IF/ELSE/ENDIF for gen6.Eric Anholt
2010-10-06i965: Gen6 no longer has the IFF instruction; always use IF.Eric Anholt
2010-10-04i965: Add support for gen6 FB writes to the new FS.Eric Anholt
2010-09-28i965: Fix sampler on sandybridgeZhenyu Wang
2010-09-28i965: fix jump count on sandybridgeZhenyu Wang
2010-09-28i965: ff sync message change for sandybridgeZhenyu Wang
2010-09-28i965: Add support for POW in gen6 FS.Eric Anholt
2010-09-07i965: Add some validation on BRW_OPCODE_MUL and ADD's arguments.Eric Anholt
2010-09-07i965: Add assertion for another requirement about types.Eric Anholt
2010-09-07i965: Add a bit of validation for some ISA restrictions in the docs.Eric Anholt
2010-08-30i965: Make brw_CONT and brw_BREAK take the pop count.Eric Anholt
2010-08-20i965: Also use the SIMD8 FB writes for SIMD8 mode on non-SNB.Eric Anholt
2010-08-20i965: Add support for FB writes on Sandybridge.Zhenyu Wang
2010-08-20i965: Set the destination horiz stride even for da16, as SNB seems to need it.Zhenyu Wang
2010-07-21i965: Clean up brw_dp_READ_4_vs() now that it has fewer options to support.Eric Anholt
2010-07-21i965: Support relative addressed VS constant reads using the appropriate msg.Eric Anholt
2010-07-21i956: Set the execution size correctly for scratch space writes.Eric Anholt
2010-07-21i965: Use the pretty define for 4-oword DP reads.Eric Anholt
generated by cgit v1.2.3 (git 2.39.1) at 2025-01-05 02:26:46 +0000